public inbox for devel@edk2.groups.io
 help / color / mirror / Atom feed
From: "Sami Mujawar" <sami.mujawar@arm.com>
To: Khasim Syed Mohammed <khasim.mohammed@arm.com>, devel@edk2.groups.io
Cc: nd@arm.com, pierre.gondois@arm.com
Subject: Re: [PATCH v6 0/4] Enable CCIX port as PCIe root host on N1SDP
Date: Mon, 24 Jan 2022 12:42:06 +0000	[thread overview]
Message-ID: <49ade9c4-44ca-ae57-003c-6c756cafd1f8@arm.com> (raw)
In-Reply-To: <20220122152615.17366-1-khasim.mohammed@arm.com>

Hi Khasim,

Thank you for the updated patch series.

These changes look good to me.

For this series,

Reviewed-by: Sami Mujawar <sami.mujawar@arm.com>

Regards,

Sami Mujawar


On 22/01/2022 03:26 PM, Khasim Syed Mohammed wrote:
> The patch series removes PciExpressLib and enables CCIX port
> as PCIe root on N1SDP.
>
> V6:
> - Sort PCDs in alphabetical order
> - Replace ASSERT calls with a if condition to capture the failure
>
> V5:
> - Split the CCIX patch, separate PCD updates and CCIX root port enablement.
> - Use GET_SEG_ macro for segment detection and update logic accordingly.
>
> V4:
> - Remove PciExpressLib and use PciSegmentLib instead. More detailed explanation
>    is included in the patch.
>
> V3:
> - The conditional logic in GetPciExpressAddress is made simple.
> - Removed few more PCD entries that were unused.
> - Removed hardcoded entries.
>
> V2:
> - Removed few PCDs entries that were not used.
> - Migrated to latest version edk2-platform and validated the patches.
>
> V1:
> -  The PciExpressLib is updated to validate the PCIe addresses
>    and introducing corresponding PCD entries.
> - A custom PCI Segment library is adapted from SynQuacerPciSegmentLib
>    and ported for N1Sdp.
> - The root complex node info in PciHostBridge library is updated to
>    include the CCIX port information.
>
> The changes can be seen at:
> https://github.com/khasim/edk2-platforms-n1sdp/tree/n1sdp-ccix-root
>
> Khasim Syed Mohammed (4):
>    Silicon/ARM/NeoverseN1Soc: Port PCI Segment Library
>    Silicon/ARM/NeoverseN1Soc: Update PCDs to support multiple PCI root
>      ports
>    Silicon/ARM/NeoverseN1Soc: Add CCIX root complex support
>    Silicon/ARM/NeoverseN1Soc: Remove PciExpressLib use PciSegmentLib
>      instead
>
>   .../AslTables/SsdtPci.asl                     |    8 +-
>   .../AslTables/SsdtRemotePci.asl               |    4 +-
>   .../ConfigurationManager.c                    |   24 +-
>   .../ConfigurationManagerDxe.inf               |   18 +-
>   Platform/ARM/N1Sdp/N1SdpPlatform.dec          |    8 -
>   Platform/ARM/N1Sdp/N1SdpPlatform.dsc          |    5 +-
>   .../PciExpressLib.c                           | 1589 ----------------
>   .../PciExpressLib.inf                         |   56 -
>   .../PciHostBridgeLib/PciHostBridgeLib.c       |   71 +-
>   .../PciHostBridgeLib/PciHostBridgeLib.inf     |   11 +-
>   .../Library/PciSegmentLib/PciSegmentLib.c     | 1622 +++++++++++++++++
>   .../Library/PciSegmentLib/PciSegmentLib.inf   |   38 +
>   .../Library/PlatformLib/PlatformLib.inf       |    1 +
>   .../Library/PlatformLib/PlatformLibMem.c      |    4 +-
>   Silicon/ARM/NeoverseN1Soc/NeoverseN1Soc.dec   |   64 +-
>   15 files changed, 1808 insertions(+), 1715 deletions(-)
>   delete mode 100644 Silicon/ARM/NeoverseN1Soc/Library/NeoverseN1SocPciExpressLib/PciExpressLib.c
>   delete mode 100644 Silicon/ARM/NeoverseN1Soc/Library/NeoverseN1SocPciExpressLib/PciExpressLib.inf
>   create mode 100644 Silicon/ARM/NeoverseN1Soc/Library/PciSegmentLib/PciSegmentLib.c
>   create mode 100644 Silicon/ARM/NeoverseN1Soc/Library/PciSegmentLib/PciSegmentLib.inf
>


      parent reply	other threads:[~2022-01-24 12:42 UTC|newest]

Thread overview: 6+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-01-22 15:26 [PATCH v6 0/4] Enable CCIX port as PCIe root host on N1SDP Khasim Mohammed
2022-01-22 15:26 ` [PATCH v6 1/4] Silicon/ARM/NeoverseN1Soc: Port PCI Segment Library Khasim Mohammed
2022-01-22 15:26 ` [PATCH v6 2/4] Silicon/ARM/NeoverseN1Soc: Update PCDs to support multiple PCI root ports Khasim Mohammed
2022-01-22 15:26 ` [PATCH v6 3/4] Silicon/ARM/NeoverseN1Soc: Add CCIX root complex support Khasim Mohammed
2022-01-22 15:26 ` [PATCH v6 4/4] Silicon/ARM/NeoverseN1Soc: Remove PciExpressLib use PciSegmentLib instead Khasim Mohammed
2022-01-24 12:42 ` Sami Mujawar [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-list from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=49ade9c4-44ca-ae57-003c-6c756cafd1f8@arm.com \
    --to=devel@edk2.groups.io \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox