From: "Liming Gao" <liming.gao@intel.com>
To: "Chaganty, Rangasai V" <rangasai.v.chaganty@intel.com>,
"devel@edk2.groups.io" <devel@edk2.groups.io>
Cc: "Kinney, Michael D" <michael.d.kinney@intel.com>,
"Ni, Ray" <ray.ni@intel.com>
Subject: Re: [edk2-platform patch 0/2] Import IntelSiliconPkg from edk2 repo master
Date: Wed, 12 Jun 2019 14:05:05 +0000 [thread overview]
Message-ID: <4A89E2EF3DFEDB4C8BFDE51014F606A14E47DD0A@SHSMSX104.ccr.corp.intel.com> (raw)
In-Reply-To: <BCAAFC0A0683754C9A88D2C4E3F3A9C7E4B205B2@ORSMSX107.amr.corp.intel.com>
Thanks! Push @f87b5c8a6b4b8401a490f4f100f412425b295e5a..bb556a89c69bd6f8a6ee0aa9d43550a47fc808cb
> -----Original Message-----
> From: Chaganty, Rangasai V
> Sent: Tuesday, June 11, 2019 4:47 PM
> To: Gao, Liming <liming.gao@intel.com>; devel@edk2.groups.io
> Cc: Kinney, Michael D <michael.d.kinney@intel.com>; Ni, Ray <ray.ni@intel.com>
> Subject: RE: [edk2-platform patch 0/2] Import IntelSiliconPkg from edk2 repo master
>
> Reviewed-by: Sai Chaganty <rangasai.v.chaganty@intel.com>
>
> -----Original Message-----
> From: Gao, Liming
> Sent: Monday, June 10, 2019 8:36 AM
> To: devel@edk2.groups.io
> Cc: Kinney, Michael D <michael.d.kinney@intel.com>; Ni, Ray <ray.ni@intel.com>; Chaganty, Rangasai V <rangasai.v.chaganty@intel.com>
> Subject: [edk2-platform patch 0/2] Import IntelSiliconPkg from edk2 repo master
>
> BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=1890
> IntelSiliconPkg is moved into Silicon/Intel directory.
>
> Cc: Michael D Kinney <michael.d.kinney@intel.com>
> Cc: Ray Ni <ray.ni@intel.com>
> Cc: Rangasai V Chaganty <rangasai.v.chaganty@intel.com>
> Signed-off-by: Liming Gao <liming.gao@intel.com>
>
> Liming Gao (2):
> Silicon/Intel: Import IntelSiliconPkg from edk2 repo master
> Maintainers.txt: Add Maintainers for new added IntelSiliconPkg
>
> .../MicrocodeFlashAccessLibNull.c | 36 +
> .../Capsule/MicrocodeUpdateDxe/MicrocodeFmp.c | 979 +++++++++++++++
> .../Capsule/MicrocodeUpdateDxe/MicrocodeUpdate.c | 1326 ++++++++++++++++++++
> .../Feature/VTd/IntelVTdDxe/BmDma.c | 538 ++++++++
> .../Feature/VTd/IntelVTdDxe/DmaProtection.c | 683 ++++++++++
> .../Feature/VTd/IntelVTdDxe/DmarAcpiTable.c | 890 +++++++++++++
> .../Feature/VTd/IntelVTdDxe/IntelVTdDxe.c | 400 ++++++
> .../Feature/VTd/IntelVTdDxe/PciInfo.c | 373 ++++++
> .../Feature/VTd/IntelVTdDxe/TranslationTable.c | 1026 +++++++++++++++
> .../Feature/VTd/IntelVTdDxe/TranslationTableEx.c | 152 +++
> .../Feature/VTd/IntelVTdDxe/VtdReg.c | 561 +++++++++
> .../Feature/VTd/IntelVTdPmrPei/DmarTable.c | 578 +++++++++
> .../Feature/VTd/IntelVTdPmrPei/IntelVTdPmr.c | 420 +++++++
> .../Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c | 810 ++++++++++++
> .../Feature/VTd/IntelVTdPmrPei/VtdReg.c | 287 +++++
> .../PlatformVTdInfoSamplePei.c | 361 ++++++
> .../PlatformVTdSampleDxe/PlatformVTdSampleDxe.c | 407 ++++++
> .../DxeSmbiosDataHobLib/DxeSmbiosDataHobLib.c | 81 ++
> Maintainers.txt | 4 +
> .../MicrocodeFlashAccessLibNull.inf | 34 +
> .../MicrocodeFlashAccessLibNull.uni | 16 +
> .../MicrocodeCapsulePdb/MicrocodeCapsulePdb.dsc | 27 +
> .../MicrocodeCapsulePdb/MicrocodeCapsulePdb.fdf | 26 +
> .../Feature/Capsule/MicrocodeCapsulePdb/Readme.md | 20 +
> .../MicrocodeCapsuleTxt/Microcode/Microcode.inf | 21 +
> .../MicrocodeCapsuleTxt/MicrocodeCapsuleTxt.dsc | 33 +
> .../MicrocodeCapsuleTxt/MicrocodeCapsuleTxt.fdf | 26 +
> .../Feature/Capsule/MicrocodeCapsuleTxt/Readme.md | 33 +
> .../Capsule/MicrocodeUpdateDxe/MicrocodeUpdate.h | 499 ++++++++
> .../MicrocodeUpdateDxe/MicrocodeUpdateDxe.inf | 67 +
> .../MicrocodeUpdateDxe/MicrocodeUpdateDxe.uni | 15 +
> .../MicrocodeUpdateDxe/MicrocodeUpdateDxeExtra.uni | 14 +
> .../Feature/VTd/IntelVTdDxe/DmaProtection.h | 632 ++++++++++
> .../Feature/VTd/IntelVTdDxe/IntelVTdDxe.inf | 83 ++
> .../Feature/VTd/IntelVTdDxe/IntelVTdDxe.uni | 14 +
> .../Feature/VTd/IntelVTdDxe/IntelVTdDxeExtra.uni | 14 +
> .../Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.h | 159 +++
> .../Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.inf | 60 +
> .../Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.uni | 14 +
> .../VTd/IntelVTdPmrPei/IntelVTdPmrPeiExtra.uni | 14 +
> .../PlatformVTdInfoSamplePei.inf | 48 +
> .../PlatformVTdInfoSamplePei.uni | 14 +
> .../PlatformVTdInfoSamplePeiExtra.uni | 14 +
> .../PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf | 56 +
> .../PlatformVTdSampleDxe/PlatformVTdSampleDxe.uni | 14 +
> .../PlatformVTdSampleDxeExtra.uni | 14 +
> .../IntelSiliconPkg/Include/Guid/MicrocodeFmp.h | 15 +
> .../IndustryStandard/FirmwareInterfaceTable.h | 69 +
> .../Include/IndustryStandard/FirmwareVersionInfo.h | 54 +
> .../Include/IndustryStandard/IgdOpRegion.h | 149 +++
> .../IntelSiliconPkg/Include/IndustryStandard/Vtd.h | 355 ++++++
> .../Include/Library/MicrocodeFlashAccessLib.h | 33 +
> .../Intel/IntelSiliconPkg/Include/Ppi/VtdInfo.h | 37 +
> .../Include/Protocol/PlatformVtdPolicy.h | 143 +++
> Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec | 80 ++
> Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dsc | 86 ++
> .../DxeSmbiosDataHobLib/DxeSmbiosDataHobLib.inf | 38 +
> 57 files changed, 12952 insertions(+)
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/Library/MicrocodeFlashAccessLibNull/MicrocodeFlashAccessLibNull.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeFmp.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdate.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/BmDma.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/DmaProtection.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/DmarAcpiTable.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxe.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/PciInfo.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTable.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTableEx.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/VtdReg.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/DmarTable.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmr.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/VtdReg.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Library/DxeSmbiosDataHobLib/DxeSmbiosDataHobLib.c
> create mode 100644
> Silicon/Intel/IntelSiliconPkg/Feature/Capsule/Library/MicrocodeFlashAccessLibNull/MicrocodeFlashAccessLibNull.inf
> create mode 100644
> Silicon/Intel/IntelSiliconPkg/Feature/Capsule/Library/MicrocodeFlashAccessLibNull/MicrocodeFlashAccessLibNull.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeCapsulePdb/MicrocodeCapsulePdb.dsc
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeCapsulePdb/MicrocodeCapsulePdb.fdf
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeCapsulePdb/Readme.md
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeCapsuleTxt/Microcode/Microcode.inf
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeCapsuleTxt/MicrocodeCapsuleTxt.dsc
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeCapsuleTxt/MicrocodeCapsuleTxt.fdf
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeCapsuleTxt/Readme.md
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdate.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.inf
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxeExtra.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/DmaProtection.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxe.inf
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxe.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxeExtra.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.inf
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPeiExtra.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiExtra.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Feature/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxeExtra.uni
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Include/Guid/MicrocodeFmp.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Include/IndustryStandard/FirmwareInterfaceTable.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Include/IndustryStandard/FirmwareVersionInfo.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Include/IndustryStandard/IgdOpRegion.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Include/IndustryStandard/Vtd.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Include/Library/MicrocodeFlashAccessLib.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Include/Ppi/VtdInfo.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Include/Protocol/PlatformVtdPolicy.h
> create mode 100644 Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec
> create mode 100644 Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dsc
> create mode 100644 Silicon/Intel/IntelSiliconPkg/Library/DxeSmbiosDataHobLib/DxeSmbiosDataHobLib.inf
>
> --
> 2.13.0.windows.1
prev parent reply other threads:[~2019-06-12 14:05 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-06-10 15:36 [edk2-platform patch 0/2] Import IntelSiliconPkg from edk2 repo master Liming Gao
2019-06-10 15:36 ` [edk2-platform patch 1/2] Silicon/Intel: " Liming Gao
2019-06-10 15:36 ` [edk2-platform patch 2/2] Maintainers.txt: Add Maintainers for new added IntelSiliconPkg Liming Gao
2019-06-11 8:27 ` [edk2-platform patch 0/2] Import IntelSiliconPkg from edk2 repo master Ni, Ray
2019-06-11 8:46 ` Chaganty, Rangasai V
2019-06-12 14:05 ` Liming Gao [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4A89E2EF3DFEDB4C8BFDE51014F606A14E47DD0A@SHSMSX104.ccr.corp.intel.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox