From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from NAM12-DM6-obe.outbound.protection.outlook.com (NAM12-DM6-obe.outbound.protection.outlook.com [40.107.243.86]) by mx.groups.io with SMTP id smtpd.web10.23678.1683894759363238784 for ; Fri, 12 May 2023 05:32:39 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="body hash did not verify" header.i=@amd.com header.s=selector1 header.b=tlHuNbyZ; spf=permerror, err=parse error for token &{10 18 %{i}._ip.%{h}._ehlo.%{d}._spf.vali.email}: invalid domain name (domain: amd.com, ip: 40.107.243.86, mailfrom: abdullateef.attar@amd.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=e24KrTx5lCBosqGvRLx16y6ummWFj7OspdbqVY0V6+0o4GXJeczCiOnObZvYK/elqYv0bNwpILleTZbCpvapkhBo5UZ94NkCbPBdjY5BmTyV8SdkS7t3uQjHlfP5jQeWiR1JNZ1eWNtb0H7aiypqdUYYK5hPYNsAePdo/LJn+WkE7Jau8pkXCfyoHKKCSlDIgyAA29Zjvuqp6iGMh/4oOIUjx0nJDeEpXpgMGcK14b3sCEqagQLDrSKXvnaEXzpCYpmaLMDvRcWj7nVJ1H1CAVP9Tx/msk+D5uunoiD54MyyFwI9CeRPQVMetHMu7mnJyydAYfVJVB4n3+m+OxmTjA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=DU3VZz8VPjQ11F3Hm1Y4TJpKbLPd5rDxldr2wEBzjlc=; b=ZhtBnZC7LXLOg0BamNF38uYnT1C2+scLGc6GvP5fovgsLw2C/zgTi6vB9X9raTillufOm3B5bgdAAfGorXwAowZlvYNWTnWUTVD4NkgR/ExW830ZUxH+MhV6Zai5XByHEtoA+pimk1ZvR2Uj8lYZLJ1/G9x67jqu2mm7Ex0kMvqCS0zOxOBUPU5Lhmvp81eNqY9JZnR2eHuNs4RJxkn5zzn86elEY4T4NZsQXrFNKaEMxVov/KS4U8BB4GUyFgNdNjNq1pSbxnwsVf1DITO2gX38EkYpkGyc8AUADxwDyu5ZAtI9u4rYLyIk/FxjKTHowj11+mOr03Kx2FfulMQ3yg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=edk2.groups.io smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=DU3VZz8VPjQ11F3Hm1Y4TJpKbLPd5rDxldr2wEBzjlc=; b=tlHuNbyZCxa/frQgSix398N1fDhbcnGPmA9phzGQoRoc3OnGEPL2L5Ex9g1wyzoyVUFSq9QAxjPi/E274LhWQdzivBOrYyPeRNHhv2aSGX2jDaQLkOhtznrYqfCWfyh5mNpG0Cgd+DZbj7GLIsspKnNv05Pj+jJOG3ioa2PCZHU= Received: from MW4PR03CA0238.namprd03.prod.outlook.com (2603:10b6:303:b9::33) by SJ0PR12MB5456.namprd12.prod.outlook.com (2603:10b6:a03:3ae::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.24; Fri, 12 May 2023 12:32:36 +0000 Received: from CO1NAM11FT003.eop-nam11.prod.protection.outlook.com (2603:10b6:303:b9:cafe::e3) by MW4PR03CA0238.outlook.office365.com (2603:10b6:303:b9::33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.24 via Frontend Transport; Fri, 12 May 2023 12:32:36 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by CO1NAM11FT003.mail.protection.outlook.com (10.13.175.93) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.6387.24 via Frontend Transport; Fri, 12 May 2023 12:32:35 +0000 Received: from SATLEXMB08.amd.com (10.181.40.132) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.34; Fri, 12 May 2023 07:32:34 -0500 Received: from SATLEXMB03.amd.com (10.181.40.144) by SATLEXMB08.amd.com (10.181.40.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.34; Fri, 12 May 2023 05:32:34 -0700 Received: from BLR-LAB-SFW01.amd.com (10.180.168.240) by SATLEXMB03.amd.com (10.181.40.144) with Microsoft SMTP Server id 15.1.2375.34 via Frontend Transport; Fri, 12 May 2023 07:32:32 -0500 From: "Abdul Lateef Attar" To: CC: Abdul Lateef Attar , Paul Grimes , Abner Chang , Eric Dong , Ray Ni , Rahul Kumar , Gerd Hoffmann Subject: [PATCH v13 2/8] UefiCpuPkg: Adds MmSaveStateLib library class Date: Fri, 12 May 2023 18:02:18 +0530 Message-ID: <4f182847f78b0bd999bf3b1a2ab5da7659303ed2.1683894329.git.abdattar@amd.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: References: MIME-Version: 1.0 Return-Path: AbdulLateef.Attar@amd.com X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT003:EE_|SJ0PR12MB5456:EE_ X-MS-Office365-Filtering-Correlation-Id: 5120caa6-6a25-4b4c-af8a-08db52e4f74c X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Luj1fsiZ0g2SW7CbeLk7GJGRDIJODBASxJMIHfyePImw1rIlsLYckps4BZb7EUAW6jkE8Vj3msuP8jnlbKLxfhTd3yMmgmvi0dJyjzISb/8LShtdIAtOXKtW73z+2FYkp7vn5cWq5m6YjFvojTyXszNEC1y/8OuTXSHrW/YRoiNEcQjUdB/PlLYGoxQsvK53q+HxMv9Fb4G2Pciyc1EpKSpOQfm/70dhng+0mHNbYEaypOyJHo3XBw3EyJHSU8Gea/qNaMAb/awX6JSqgk0WaUT3S/2Oj67a6nBLZTxGhFGDJnykwAXJuAjESubBVXDM45WBlKF2auSYzdsUphvXtbj5kbWTpo99/PZSsd401Wp1HJMdRCYmIkSbDB8reEYlWBf6xGzlmuZIRZfdhYC9lelSuTCiMzhs6VxY31Rus5/aEINmpvKT9dUJp80Vav3GMOt1uw5cT238F1A5eOtqMCVtwOFFZL/m/h5GqyDxSdi1TfYggubNhmUXY2gW4qqbLqrxd+yQTOxFya2YE4XJRH8dzyNxTPEEnhIygzvd7w9yQknoYRWXSmV/S6O6pCKP7wfR34TlgseIkqaeh3ztCFnlai982do8fiL7iymQD9++u2lTddAn4W5XlQMaZliXYyrzmB7QQ05dG3XK6xDk+mjRSOdL6kAtqVTYKk7nCWlfhWM0W7RZLS5O5aAbSzx/dp/L3Jsy0sDU5e35MCErmZ+KtJ0gLGaPTpguIWA74kOWM/Szbz9U55BzNqK4CP96 X-Forefront-Antispam-Report: CIP:165.204.84.17;CTRY:US;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:SATLEXMB04.amd.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230028)(6029001)(4636009)(346002)(376002)(136003)(39860400002)(396003)(451199021)(46966006)(36840700001)(40470700004)(40460700003)(54906003)(2906002)(36756003)(478600001)(82310400005)(41300700001)(8936002)(81166007)(8676002)(356005)(82740400003)(6916009)(4326008)(316002)(5660300002)(70206006)(70586007)(40480700001)(426003)(336012)(186003)(36860700001)(2616005)(26005)(7696005)(6666004)(966005)(47076005)(36900700001);DIR:OUT;SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 May 2023 12:32:35.6357 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5120caa6-6a25-4b4c-af8a-08db52e4f74c X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT003.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR12MB5456 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3D4182 Adds MmSaveStateLib Library class in UefiCpuPkg.dec. Adds function declaration header file. Cc: Paul Grimes Cc: Abner Chang Cc: Eric Dong Cc: Ray Ni Cc: Rahul Kumar Cc: Gerd Hoffmann Signed-off-by: Abdul Lateef Attar Reviewed-by: Abner Chang Reviewed-by: Ray Ni --- UefiCpuPkg/UefiCpuPkg.dec | 4 ++ UefiCpuPkg/Include/Library/MmSaveStateLib.h | 70 +++++++++++++++++++++ 2 files changed, 74 insertions(+) create mode 100644 UefiCpuPkg/Include/Library/MmSaveStateLib.h diff --git a/UefiCpuPkg/UefiCpuPkg.dec b/UefiCpuPkg/UefiCpuPkg.dec index d31c3b127c0b..1f1b10e702bf 100644 --- a/UefiCpuPkg/UefiCpuPkg.dec +++ b/UefiCpuPkg/UefiCpuPkg.dec @@ -2,6 +2,7 @@ # This Package provides UEFI compatible CPU modules and libraries. # # Copyright (c) 2007 - 2023, Intel Corporation. All rights reserved.
+# Copyright (C) 2023 Advanced Micro Devices, Inc. All rights reserved.
# # SPDX-License-Identifier: BSD-2-Clause-Patent # @@ -60,6 +61,9 @@ [LibraryClasses.IA32, LibraryClasses.X64] ## @libraryclass Provides function for manipulating x86 paging structu= res. CpuPageTableLib|Include/Library/CpuPageTableLib.h =20 + ## @libraryclass Provides functions for manipulating smram savestate r= egisters. + MmSaveStateLib|Include/Library/MmSaveStateLib.h + [Guids] gUefiCpuPkgTokenSpaceGuid =3D { 0xac05bf33, 0x995a, 0x4ed4, { 0xaa,= 0xb8, 0xef, 0x7a, 0xe8, 0xf, 0x5c, 0xb0 }} gMsegSmramGuid =3D { 0x5802bce4, 0xeeee, 0x4e33, { 0xa1,= 0x30, 0xeb, 0xad, 0x27, 0xf0, 0xe4, 0x39 }} diff --git a/UefiCpuPkg/Include/Library/MmSaveStateLib.h b/UefiCpuPkg/Inclu= de/Library/MmSaveStateLib.h new file mode 100644 index 000000000000..6817fb3b9786 --- /dev/null +++ b/UefiCpuPkg/Include/Library/MmSaveStateLib.h @@ -0,0 +1,70 @@ +/** @file +Library that provides service to read/write CPU specific smram save state = registers. + +Copyright (c) 2010 - 2019, Intel Corporation. All rights reserved.
+Copyright (C) 2023 Advanced Micro Devices, Inc. All rights reserved.
+ +SPDX-License-Identifier: BSD-2-Clause-Patent + +**/ + +#ifndef MM_SAVE_STATE_LIB_H_ +#define MM_SAVE_STATE_LIB_H_ + +#include +#include + +/** + Read a save state register on the target processor. If this function + returns EFI_UNSUPPORTED, then the caller is responsible for reading the + MM Save State register. + + @param[in] CpuIndex The index of the CPU to read the Save State regist= er. + The value must be between 0 and the NumberOfCpus f= ield in + the System Management System Table (SMST). + @param[in] Register The MM Save State register to read. + @param[in] Width The number of bytes to read from the CPU save stat= e. + @param[out] Buffer Upon return, this holds the CPU register value rea= d + from the save state. + + @retval EFI_SUCCESS The register was read from Save State. + @retval EFI_INVALID_PARAMTER Buffer is NULL. + @retval EFI_UNSUPPORTED This function does not support reading Reg= ister. + @retval EFI_NOT_FOUND If desired Register not found. +**/ +EFI_STATUS +EFIAPI +MmSaveStateReadRegister ( + IN UINTN CpuIndex, + IN EFI_MM_SAVE_STATE_REGISTER Register, + IN UINTN Width, + OUT VOID *Buffer + ); + +/** + Writes a save state register on the target processor. If this function + returns EFI_UNSUPPORTED, then the caller is responsible for writing the + MM save state register. + + @param[in] CpuIndex The index of the CPU to write the MM Save State. T= he + value must be between 0 and the NumberOfCpus field = in + the System Management System Table (SMST). + @param[in] Register The MM Save State register to write. + @param[in] Width The number of bytes to write to the CPU save state. + @param[in] Buffer Upon entry, this holds the new CPU register value. + + @retval EFI_SUCCESS The register was written to Save State. + @retval EFI_INVALID_PARAMTER Buffer is NULL. + @retval EFI_UNSUPPORTED This function does not support writing Reg= ister. + @retval EFI_NOT_FOUND If desired Register not found. +**/ +EFI_STATUS +EFIAPI +MmSaveStateWriteRegister ( + IN UINTN CpuIndex, + IN EFI_MM_SAVE_STATE_REGISTER Register, + IN UINTN Width, + IN CONST VOID *Buffer + ); + +#endif --=20 2.25.1