From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from NAM04-BN8-obe.outbound.protection.outlook.com (NAM04-BN8-obe.outbound.protection.outlook.com [40.107.100.49]) by mx.groups.io with SMTP id smtpd.web10.43805.1683182379939366024 for ; Wed, 03 May 2023 23:39:40 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="body hash did not verify" header.i=@amd.com header.s=selector1 header.b=mYlN0/G2; spf=permerror, err=parse error for token &{10 18 %{i}._ip.%{h}._ehlo.%{d}._spf.vali.email}: invalid domain name (domain: amd.com, ip: 40.107.100.49, mailfrom: abdullateef.attar@amd.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=bZstJikTVdGTbT7r5BMvC/e0Hb8r0UdXSlXCYR1HWlUlfgRRNDhFWsts3FO3lm6cQSoC82YzQwF1zbzWKhZxdAUNFUdeGwlY6NCGQ6u/EJ8SMAxbXE0A3hcPeA84E5TIblSsl3BOwTj3g7cvvH9cOXSY6a9o9UYq9LQj5ZThq8z/vcVecrKGXqEp8BKGbH6q3Vqu34PVRM6aaXoW/LUUi1QgXbfgBeeAY/h+vHbfpE6shsidbmVpNsaSPoL7FD2V8cQ/HIsDVfLlLUOsUYBm8AXBz+uYg3LAtQugVAHVBDbi48RJOL3BeIVAkS8nG/qhKlK53QsSYGUwdB29buSL9Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=uWT786Iyob1DdZKVh2BDzhaqe+qfdEHWUBbfBLBotgc=; b=XG7AOuNkTBbTpkq4PKMj5Z2KfiAS5U3+wvqHKOJsBin+7lUjAF8sMKP7Sk6ziGKPZ7KzmxjAHHinyeMfJFOA1omtDQ+9nSvZbdFwtW1lwgUnMmQubf5nyBABx4CWBe0uQpUW+ixnBmldL0NDVAgQkYk1ZT9klqRCYc5HR0d4OrZW9QgWzJ9HkYeEYPUpLIRzflvYgGtgxsHa3l5QbROWsTuElLo1BuhAjijRwYDc5rLYSLwSvDIprgT3vWSGkKP1/WkOsKQ6mTQ2cZcBsYm+TO1ciuPjwBmcPqtDJbKqRyl0bJs9f1N8ZPVIKFv7C3zONu6SJjvBrgiM3gPnv34pqg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=edk2.groups.io smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=uWT786Iyob1DdZKVh2BDzhaqe+qfdEHWUBbfBLBotgc=; b=mYlN0/G2OYQB2lI/7J62Zl3iQGJsFe3j0SFXdM3kEfPAWsnGqASlYe4AKn8vShEzCAVRdeq573hZIHFY8D27XW6hQQ6dE5UZEsf7Cz3PZM0FWCDQo3u2bKjZuFhBUGDnKLocN4FSesO1AnO67udxOhVbJFogblNX496TYuLctws= Received: from MW4PR04CA0287.namprd04.prod.outlook.com (2603:10b6:303:89::22) by BN9PR12MB5179.namprd12.prod.outlook.com (2603:10b6:408:11c::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.22; Thu, 4 May 2023 06:39:36 +0000 Received: from CO1NAM11FT049.eop-nam11.prod.protection.outlook.com (2603:10b6:303:89:cafe::75) by MW4PR04CA0287.outlook.office365.com (2603:10b6:303:89::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.26 via Frontend Transport; Thu, 4 May 2023 06:39:36 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C Received: from SATLEXMB04.amd.com (165.204.84.17) by CO1NAM11FT049.mail.protection.outlook.com (10.13.175.50) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.6363.26 via Frontend Transport; Thu, 4 May 2023 06:39:35 +0000 Received: from SATLEXMB06.amd.com (10.181.40.147) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.34; Thu, 4 May 2023 01:39:33 -0500 Received: from SATLEXMB04.amd.com (10.181.40.145) by SATLEXMB06.amd.com (10.181.40.147) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.34; Thu, 4 May 2023 01:39:33 -0500 Received: from BLR-LAB-SFW01.amd.com (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server id 15.1.2375.34 via Frontend Transport; Thu, 4 May 2023 01:39:30 -0500 From: "Abdul Lateef Attar" To: CC: Abdul Lateef Attar , Paul Grimes , Abner Chang , Eric Dong , Ray Ni , Rahul Kumar , Gerd Hoffmann Subject: [PATCH v10 2/9] UefiCpuPkg: Adds MmSaveStateLib library class Date: Thu, 4 May 2023 12:09:14 +0530 Message-ID: <6d96ed3b98b34fb71eb50143e8cb6fd853e478d9.1683182178.git.abdattar@amd.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: References: MIME-Version: 1.0 Return-Path: AbdulLateef.Attar@amd.com X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT049:EE_|BN9PR12MB5179:EE_ X-MS-Office365-Filtering-Correlation-Id: 3dc094ff-8cfe-43e2-5c9c-08db4c6a53ae X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: IL7/hqmUXfQh1FqI6vFXXC6+LIu9IBYb+6eNvglsO4NCtAIFVATu4Y7NcUgNucMYcBhVcvkZils6GXvW/1zBydMREeEAarXqG/BVTi9pd3UT6OxueZmZCtU/ljRPlx+/9hiBsYLWN+fmfXwuC3tYq5+cgCkb071CEhxcBOo7P+ESj2G4+prZ1G7ZkNpo2Zdamb44e3xvI4ASF1Wj/69DIk4iWtPCwrhpBpPnQBRtF1OcW3pQ14zhR+iJqFEdAuTxSAVS8nPJFIpOi1G7m0edDEkuiOi2z8gMrngOs5IaqSNnRxVmB64fyHaCEcu5IZDGlC1ydwHmh7Znnp3jMsPOjzmVkCgS0QIE9TEuxqml8jvQMKTyFSS96wkkwVU0nsclWxpfegIYmNB5yuS2kZntQ5I+/QNsOpXMsSKZLQK+G5CquQKr3wRigmlMiIe525RIvjW3UM8jHnhoZ0v/Trz1tAuL4Zj9vzP8y7KshM8kkYlvYNzF439bz1fOOeOsK2tR127HLZHeLy90AO1d404zI4kO4E6f/9GtU9MzIf0T9IfPvtuV96n29hDoxX07ZAC4U3rzQ2971u7DZi5OZ2r3qcYBptfJllMpeNDXOUT6CtktRnmBdbVRWsNSgRebdV6aOzuUCL5j5kVpvMpWmevU4x2Fok9kxmmH4ft/Nxvc0a0YJYYBMjRAH4T6Tr3iMehSrHNg1DP8yqFq01POut1OfzYOAMR2lzcYah5fSMIElMg= X-Forefront-Antispam-Report: CIP:165.204.84.17;CTRY:US;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:SATLEXMB04.amd.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230028)(6029001)(4636009)(136003)(376002)(39860400002)(396003)(346002)(451199021)(46966006)(40470700004)(36840700001)(40460700003)(7696005)(70206006)(966005)(4326008)(478600001)(70586007)(6916009)(6666004)(316002)(54906003)(36756003)(426003)(336012)(2616005)(36860700001)(26005)(47076005)(8676002)(41300700001)(8936002)(2906002)(82310400005)(5660300002)(40480700001)(82740400003)(186003)(356005)(81166007)(36900700001);DIR:OUT;SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 May 2023 06:39:35.5831 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3dc094ff-8cfe-43e2-5c9c-08db4c6a53ae X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT049.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN9PR12MB5179 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3D4182 Adds MmSaveStateLib Library class in UefiCpuPkg.dec. Adds function declaration header file. Cc: Paul Grimes Cc: Abner Chang Cc: Eric Dong Cc: Ray Ni Cc: Rahul Kumar Cc: Gerd Hoffmann Signed-off-by: Abdul Lateef Attar Reviewed-by: Abner Chang --- UefiCpuPkg/UefiCpuPkg.dec | 4 ++ UefiCpuPkg/Include/Library/MmSaveStateLib.h | 70 +++++++++++++++++++++ 2 files changed, 74 insertions(+) create mode 100644 UefiCpuPkg/Include/Library/MmSaveStateLib.h diff --git a/UefiCpuPkg/UefiCpuPkg.dec b/UefiCpuPkg/UefiCpuPkg.dec index d31c3b127c0b..1f1b10e702bf 100644 --- a/UefiCpuPkg/UefiCpuPkg.dec +++ b/UefiCpuPkg/UefiCpuPkg.dec @@ -2,6 +2,7 @@ # This Package provides UEFI compatible CPU modules and libraries. # # Copyright (c) 2007 - 2023, Intel Corporation. All rights reserved.
+# Copyright (C) 2023 Advanced Micro Devices, Inc. All rights reserved.
# # SPDX-License-Identifier: BSD-2-Clause-Patent # @@ -60,6 +61,9 @@ [LibraryClasses.IA32, LibraryClasses.X64] ## @libraryclass Provides function for manipulating x86 paging structu= res. CpuPageTableLib|Include/Library/CpuPageTableLib.h =20 + ## @libraryclass Provides functions for manipulating smram savestate r= egisters. + MmSaveStateLib|Include/Library/MmSaveStateLib.h + [Guids] gUefiCpuPkgTokenSpaceGuid =3D { 0xac05bf33, 0x995a, 0x4ed4, { 0xaa,= 0xb8, 0xef, 0x7a, 0xe8, 0xf, 0x5c, 0xb0 }} gMsegSmramGuid =3D { 0x5802bce4, 0xeeee, 0x4e33, { 0xa1,= 0x30, 0xeb, 0xad, 0x27, 0xf0, 0xe4, 0x39 }} diff --git a/UefiCpuPkg/Include/Library/MmSaveStateLib.h b/UefiCpuPkg/Inclu= de/Library/MmSaveStateLib.h new file mode 100644 index 000000000000..1c82facb6841 --- /dev/null +++ b/UefiCpuPkg/Include/Library/MmSaveStateLib.h @@ -0,0 +1,70 @@ +/** @file +Library that provides service to read/write CPU specific smram save state = registers. + +Copyright (c) 2010 - 2019, Intel Corporation. All rights reserved.
+Copyright (C) 2023 Advanced Micro Devices, Inc. All rights reserved.
+ +SPDX-License-Identifier: BSD-2-Clause-Patent + +**/ + +#ifndef MM_SAVE_STATE_LIB_H_ +#define MM_SAVE_STATE_LIB_H_ + +#include +#include + +/** + Read a save state register on the target processor. If this function + returns EFI_UNSUPPORTED, then the caller is responsible for reading the + MM Save State register. + + @param[in] CpuIndex The index of the CPU to read the Save State regist= er. + The value must be between 0 and the NumberOfCpus f= ield in + the System Management System Table (SMST). + @param[in] Register The MM Save State register to read. + @param[in] Width The number of bytes to read from the CPU save stat= e. + @param[out] Buffer Upon return, this holds the CPU register value rea= d + from the save state. + + @retval EFI_SUCCESS The register was read from Save State. + @retval EFI_INVALID_PARAMTER Buffer is NULL. + @retval EFI_UNSUPPORTED This function does not support reading Reg= ister. + @retval EFI_NOT_FOUND If desired Register not found. +**/ +EFI_STATUS +EFIAPI +MmSaveStateReadRegister ( + IN UINTN CpuIndex, + IN EFI_MM_SAVE_STATE_REGISTER Register, + IN UINTN Width, + OUT VOID *Buffer + ); + +/** + Writes a save state register on the target processor. If this function + returns EFI_UNSUPPORTED, then the caller is responsible for writing the + MM save state register. + + @param[in] CpuIndex The index of the CPU to write the MM Save State. T= he + value must be between 0 and the NumberOfCpus field = in + the System Management System Table (SMST). + @param[in] Register The MM Save State register to write. + @param[in] Width The number of bytes to write to the CPU save state. + @param[in] Buffer Upon entry, this holds the new CPU register value. + + @retval EFI_SUCCESS The register was written to Save State. + @retval EFI_INVALID_PARAMTER Buffer is NULL. + @retval EFI_UNSUPPORTED This function does not support writing Reg= ister. + @retval EFI_NOT_FOUND If desired Register not found. +**/ +EFI_STATUS +EFIAPI +MmSaveStateWriteRegister ( + IN UINTN CpuIndex, + IN EFI_MM_SAVE_STATE_REGISTER Register, + IN UINTN Width, + IN CONST VOID *Buffer + ); + +#endif --=20 2.25.1