From: "Ni, Ray" <ray.ni@intel.com>
To: "devel@edk2.groups.io" <devel@edk2.groups.io>,
"lersek@redhat.com" <lersek@redhat.com>
Cc: "Dong, Eric" <eric.dong@intel.com>
Subject: Re: [edk2-devel] [PATCH 1/2] UefiCpuPkg/PiSmmCpu: Remove hard code when getting physical line size
Date: Thu, 26 Sep 2019 18:44:05 +0000 [thread overview]
Message-ID: <734D49CCEBEEF84792F5B80ED585239D5C2F3890@SHSMSX104.ccr.corp.intel.com> (raw)
In-Reply-To: <6230e7c3-f23a-bb53-bebc-aa7fd406d61f@redhat.com>
Laszlo,
I agree with your comments.
I will:
1. separate the patch into 2
2. remove the unneeded "else" after getting from HOB.
Thanks,
Ray
> -----Original Message-----
> From: devel@edk2.groups.io <devel@edk2.groups.io> On Behalf Of Laszlo Ersek
> Sent: Thursday, September 26, 2019 10:54 AM
> To: Ni, Ray <ray.ni@intel.com>; devel@edk2.groups.io
> Cc: Dong, Eric <eric.dong@intel.com>
> Subject: Re: [edk2-devel] [PATCH 1/2] UefiCpuPkg/PiSmmCpu: Remove hard code when getting physical line size
>
> Hi Ray,
>
> On 09/26/19 02:09, Ray Ni wrote:
> > The code replaces the hard code with macros defined in
> > MdePkg\Include\Register\Intel\CpuId.h.
> >
> > No functionality impact.
> >
> > Signed-off-by: Ray Ni <ray.ni@intel.com>
> > Cc: Eric Dong <eric.dong@intel.com>
> > Cc: Laszlo Ersek <lersek@redhat.com>
> > ---
> > UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c | 24 +++++++++++-------------
> > 1 file changed, 11 insertions(+), 13 deletions(-)
> >
> > diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c b/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
> > index e5c4788c13..b8e95bf6ed 100644
> > --- a/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
> > +++ b/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
> > @@ -151,30 +151,28 @@ GetSubEntriesNum (
> > @return the maximum support address.
> > **/
> > UINT8
> > -CalculateMaximumSupportAddress (
> > +GetPhysicalAddressBits (
> > VOID
> > )
> > {
> > - UINT32 RegEax;
> > - UINT8 PhysicalAddressBits;
> > - VOID *Hob;
> > + CPUID_VIR_PHY_ADDRESS_SIZE_EAX VirPhyAddressSize;
> > + UINT32 MaxExtendedFunctionId;
> > + VOID *Hob;
> >
> > //
> > // Get physical address bits supported.
> > //
> > Hob = GetFirstHob (EFI_HOB_TYPE_CPU);
> > if (Hob != NULL) {
> > - PhysicalAddressBits = ((EFI_HOB_CPU *) Hob)->SizeOfMemorySpace;
> > + return ((EFI_HOB_CPU *) Hob)->SizeOfMemorySpace;
> > } else {
> > - AsmCpuid (0x80000000, &RegEax, NULL, NULL, NULL);
> > - if (RegEax >= 0x80000008) {
> > - AsmCpuid (0x80000008, &RegEax, NULL, NULL, NULL);
> > - PhysicalAddressBits = (UINT8) RegEax;
> > - } else {
> > - PhysicalAddressBits = 36;
> > + AsmCpuid (CPUID_EXTENDED_FUNCTION, &MaxExtendedFunctionId, NULL, NULL, NULL);
> > + if (MaxExtendedFunctionId < CPUID_VIR_PHY_ADDRESS_SIZE) {
> > + return 36;
> > }
> > + AsmCpuid (CPUID_VIR_PHY_ADDRESS_SIZE, &VirPhyAddressSize.Uint32, NULL, NULL, NULL);
> > + return (UINT8) VirPhyAddressSize.Bits.PhysicalAddressBits;
> > }
> > - return PhysicalAddressBits;
> > }
>
> I would prefer if you separated
> - the replacement of the magic constants with macros,
> - from reorganizing the control flow.
>
> Even if we keep both changes in the same patch, the resultant control
> flow is not optimal. Where you return SizeOfMemorySpace, there should be
> no "else" branch after -- the rest of the code should be un-indented by
> one level, instead.
>
> Thanks
> Laszlo
>
> >
> > /**
> > @@ -354,7 +352,7 @@ SmmInitPageTable (
> > mCpuSmmRestrictedMemoryAccess = PcdGetBool (PcdCpuSmmRestrictedMemoryAccess);
> > m1GPageTableSupport = Is1GPageSupport ();
> > m5LevelPagingNeeded = Is5LevelPagingNeeded ();
> > - mPhysicalAddressBits = CalculateMaximumSupportAddress ();
> > + mPhysicalAddressBits = GetPhysicalAddressBits ();
> > PatchInstructionX86 (gPatch5LevelPagingNeeded, m5LevelPagingNeeded, 1);
> > DEBUG ((DEBUG_INFO, "5LevelPaging Needed - %d\n", m5LevelPagingNeeded));
> > DEBUG ((DEBUG_INFO, "1GPageTable Support - %d\n", m1GPageTableSupport));
> >
>
>
>
next prev parent reply other threads:[~2019-09-26 18:44 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-09-26 0:09 [PATCH 0/2] Honor the physical address size in CpuInfo HOB Ni, Ray
2019-09-26 0:09 ` [PATCH 1/2] UefiCpuPkg/PiSmmCpu: Remove hard code when getting physical line size Ni, Ray
2019-09-26 17:54 ` Laszlo Ersek
2019-09-26 18:44 ` Ni, Ray [this message]
2019-09-26 0:09 ` [PATCH 2/2] UefiCpuPkg/PiSmmCpuDxe: Honor the physical address size in CpuInfo HOB Ni, Ray
2019-09-26 18:01 ` Laszlo Ersek
2019-09-26 18:43 ` Ni, Ray
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=734D49CCEBEEF84792F5B80ED585239D5C2F3890@SHSMSX104.ccr.corp.intel.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox