From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=134.134.136.20; helo=mga02.intel.com; envelope-from=jiewen.yao@intel.com; receiver=edk2-devel@lists.01.org Received: from mga02.intel.com (mga02.intel.com [134.134.136.20]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id ECF3121A10965 for ; Tue, 28 Nov 2017 22:47:51 -0800 (PST) Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga101.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 28 Nov 2017 22:52:15 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.44,471,1505804400"; d="scan'208";a="7104743" Received: from fmsmsx107.amr.corp.intel.com ([10.18.124.205]) by FMSMGA003.fm.intel.com with ESMTP; 28 Nov 2017 22:52:15 -0800 Received: from shsmsx103.ccr.corp.intel.com (10.239.4.69) by fmsmsx107.amr.corp.intel.com (10.18.124.205) with Microsoft SMTP Server (TLS) id 14.3.319.2; Tue, 28 Nov 2017 22:52:14 -0800 Received: from shsmsx102.ccr.corp.intel.com ([169.254.2.175]) by SHSMSX103.ccr.corp.intel.com ([169.254.4.213]) with mapi id 14.03.0319.002; Wed, 29 Nov 2017 14:52:13 +0800 From: "Yao, Jiewen" To: "Zeng, Star" , "edk2-devel@lists.01.org" CC: "Kinney, Michael D" , "Dong, Eric" , Laszlo Ersek Thread-Topic: [PATCH 0/2] Move MicrocodeUpdate from UefiCpuPkg to IntelSiliconPkg Thread-Index: AQHTaM7K3QiULsegnUCNCjaXhG0S66Mq638w Date: Wed, 29 Nov 2017 06:52:12 +0000 Message-ID: <74D8A39837DF1E4DA445A8C0B3885C503AA3079B@shsmsx102.ccr.corp.intel.com> References: <1511931533-16456-1-git-send-email-star.zeng@intel.com> In-Reply-To: <1511931533-16456-1-git-send-email-star.zeng@intel.com> Accept-Language: zh-CN, en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-titus-metadata-40: eyJDYXRlZ29yeUxhYmVscyI6IiIsIk1ldGFkYXRhIjp7Im5zIjoiaHR0cDpcL1wvd3d3LnRpdHVzLmNvbVwvbnNcL0ludGVsMyIsImlkIjoiZGU1NTE2ZmUtNzYyMC00YjhkLTg3YzItNmQ4ZDBiZmE2ZDFkIiwicHJvcHMiOlt7Im4iOiJDVFBDbGFzc2lmaWNhdGlvbiIsInZhbHMiOlt7InZhbHVlIjoiQ1RQX0lDIn1dfV19LCJTdWJqZWN0TGFiZWxzIjpbXSwiVE1DVmVyc2lvbiI6IjE3LjIuNS4xOCIsIlRydXN0ZWRMYWJlbEhhc2giOiJxZ2FpRmlQeEhjQlI4OWVkZ2hQV0ZybnJSZmc4XC8xbk9uWE44aENRZmQzNFM2TVlvSHo2RHl4N05malgzeWZ0RyJ9 x-ctpclassification: CTP_IC dlp-product: dlpe-windows dlp-version: 11.0.0.116 dlp-reaction: no-action x-originating-ip: [10.239.127.40] MIME-Version: 1.0 Subject: Re: [PATCH 0/2] Move MicrocodeUpdate from UefiCpuPkg to IntelSiliconPkg X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.22 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 29 Nov 2017 06:47:52 -0000 Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Reviewed-by: Jiewen.yao@intel.com > -----Original Message----- > From: Zeng, Star > Sent: Wednesday, November 29, 2017 12:59 PM > To: edk2-devel@lists.01.org > Cc: Zeng, Star ; Yao, Jiewen ; > Kinney, Michael D ; Dong, Eric > ; Laszlo Ersek > Subject: [PATCH 0/2] Move MicrocodeUpdate from UefiCpuPkg to > IntelSiliconPkg >=20 > REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D540 >=20 > To consume FIT table for Microcode update, > UefiCpuPkg/Feature/Capsule/MicrocodeUpdateDxe > needs to be updated to consume > IntelSiliconPkg/Include/IndustryStandard/FirmwareInterfaceTable.h, > but UefiCpuPkg could not depend on IntelSiliconPkg. >=20 > Since the Microcode update feature is specific to Intel, > we can first move the Microcode update feature code from > UefiCpuPkg to IntelSiliconPkg [first step], then update > the code to consume FIT table [second step]. >=20 > This patch series is for the first step. >=20 > Cc: Jiewen Yao > Cc: Michael D Kinney > Cc: Eric Dong > Cc: Laszlo Ersek > Regression-tested-by: Yonghong Zhu > Contributed-under: TianoCore Contribution Agreement 1.1 > Signed-off-by: Star Zeng >=20 > Star Zeng (2): > IntelSiliconPkg: Move MicrocodeUpdate from UefiCpuPkg > IntelSiliconPkg: Update MicrocodeUpdate to build with the package >=20 > .../MicrocodeFlashAccessLibNull/MicrocodeFlashAccessLibNull.c | 0 > .../MicrocodeFlashAccessLibNull.inf | 6 > +++--- > .../MicrocodeFlashAccessLibNull.uni | 0 > .../Capsule/MicrocodeCapsulePdb/MicrocodeCapsulePdb.dsc | 0 > .../Capsule/MicrocodeCapsulePdb/MicrocodeCapsulePdb.fdf | 0 > .../Feature/Capsule/MicrocodeCapsulePdb/Readme.md | 0 > .../Capsule/MicrocodeCapsuleTxt/Microcode/Microcode.inf | 0 > .../Capsule/MicrocodeCapsuleTxt/MicrocodeCapsuleTxt.dsc | 0 > .../Capsule/MicrocodeCapsuleTxt/MicrocodeCapsuleTxt.fdf | 0 > .../Feature/Capsule/MicrocodeCapsuleTxt/Readme.md | 0 > .../Feature/Capsule/MicrocodeUpdateDxe/MicrocodeFmp.c | 0 > .../Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdate.c | 0 > .../Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdate.h | 0 > .../Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.inf | 3 ++- > .../Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.uni | 0 > .../Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxeExtra.uni | 0 > {UefiCpuPkg =3D> IntelSiliconPkg}/Include/Guid/MicrocodeFmp.h | 0 > .../Include/Library/MicrocodeFlashAccessLib.h | 0 > IntelSiliconPkg/IntelSiliconPkg.dec | 10 > +++++++++- > IntelSiliconPkg/IntelSiliconPkg.dsc | 2 ++ > UefiCpuPkg/UefiCpuPkg.dec | 7 > ------- > UefiCpuPkg/UefiCpuPkg.dsc | 2 > -- > 22 files changed, 16 insertions(+), 14 deletions(-) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/Library/MicrocodeFlashAccessLibNull/Micr= oco > deFlashAccessLibNull.c (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/Library/MicrocodeFlashAccessLibNull/Micr= oco > deFlashAccessLibNull.inf (85%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/Library/MicrocodeFlashAccessLibNull/Micr= oco > deFlashAccessLibNull.uni (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeCapsulePdb/MicrocodeCapsulePdb. > dsc (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeCapsulePdb/MicrocodeCapsulePdb.= f > df (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeCapsulePdb/Readme.md (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeCapsuleTxt/Microcode/Microcode.= in > f (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeCapsuleTxt/MicrocodeCapsuleTxt.= ds > c (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeCapsuleTxt/MicrocodeCapsuleTxt.= fdf > (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeCapsuleTxt/Readme.md (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeFmp.c > (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdate.c > (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdate.h > (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.in > f (91%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.u > ni (100%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxeEx > tra.uni (100%) > rename {UefiCpuPkg =3D> IntelSiliconPkg}/Include/Guid/MicrocodeFmp.h (10= 0%) > rename {UefiCpuPkg =3D> > IntelSiliconPkg}/Include/Library/MicrocodeFlashAccessLib.h (100%) >=20 > -- > 2.7.0.windows.1