From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by mx.groups.io with SMTP id smtpd.web11.10891.1598960361509371806 for ; Tue, 01 Sep 2020 04:39:21 -0700 Authentication-Results: mx.groups.io; dkim=missing; spf=pass (domain: arm.com, ip: 217.140.110.172, mailfrom: ard.biesheuvel@arm.com) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id A4FF01FB; Tue, 1 Sep 2020 04:39:20 -0700 (PDT) Received: from [192.168.1.205] (unknown [10.37.8.74]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 951D53F68F; Tue, 1 Sep 2020 04:39:17 -0700 (PDT) Subject: Re: [PATCH v4 6/6] Platform/RaspberryPi: Trivial whitespace cleanup To: Jeremy Linton , devel@edk2.groups.io Cc: Leif Lindholm , Pete Batard , Andrei Warkentin , Samer El-Haj-Mahmoud References: <20200831172549.24079-1-jeremy.linton@arm.com> <20200831172549.24079-7-jeremy.linton@arm.com> From: "Ard Biesheuvel" Message-ID: <7d6c81cb-8d2e-2991-d585-300df9f00a13@arm.com> Date: Tue, 1 Sep 2020 14:39:14 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.7.0 MIME-Version: 1.0 In-Reply-To: <20200831172549.24079-7-jeremy.linton@arm.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit On 8/31/20 7:25 PM, Jeremy Linton wrote: > Pete's review pointed out some whitespace issues in the > context of a previous patch. Since there are a number of > similar errors in the file lets fix them separately. > > Cc: Leif Lindholm > Cc: Pete Batard > Cc: Andrei Warkentin > Cc: Ard Biesheuvel > Cc: Samer El-Haj-Mahmoud > Signed-off-by: Jeremy Linton > Reviewed-by: Pete Batard <@pbatard> > --- > Platform/RaspberryPi/Drivers/ConfigDxe/ConfigDxe.c | 24 +++++++++++----------- > 1 file changed, 12 insertions(+), 12 deletions(-) > > diff --git a/Platform/RaspberryPi/Drivers/ConfigDxe/ConfigDxe.c b/Platform/RaspberryPi/Drivers/ConfigDxe/ConfigDxe.c > index e8f964a329..4ed294cdfe 100644 > --- a/Platform/RaspberryPi/Drivers/ConfigDxe/ConfigDxe.c > +++ b/Platform/RaspberryPi/Drivers/ConfigDxe/ConfigDxe.c > @@ -209,9 +209,9 @@ SetupVariables ( > } > > Size = sizeof (UINT32); > - Status = gRT->GetVariable(L"CustomCpuClock", > - &gConfigDxeFormSetGuid, > - NULL, &Size, &Var32); > + Status = gRT->GetVariable (L"CustomCpuClock", > + &gConfigDxeFormSetGuid, > + NULL, &Size, &Var32); > if (EFI_ERROR (Status)) { > Status = PcdSet32S (PcdCustomCpuClock, PcdGet32 (PcdCustomCpuClock)); > ASSERT_EFI_ERROR (Status); > @@ -266,7 +266,7 @@ SetupVariables ( > > > Size = sizeof (AssetTagVar); > - Status = gRT->GetVariable(L"AssetTag", > + Status = gRT->GetVariable (L"AssetTag", > &gConfigDxeFormSetGuid, > NULL, &Size, AssetTagVar); > > @@ -275,7 +275,7 @@ SetupVariables ( > L"AssetTag", > &gConfigDxeFormSetGuid, > EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS, > - sizeof(AssetTagVar), > + sizeof (AssetTagVar), > AssetTagVar > ); > } > @@ -441,9 +441,9 @@ ApplyVariables ( > * spaces. SystemMemorySizeBelow4GB tracks the maximum memory below 4GB > * line, factoring in the limit imposed by the SoC register range. > */ > - SystemMemorySizeBelow4GB = MIN(SystemMemorySize, 4UL * SIZE_1GB); > - SystemMemorySizeBelow4GB = MIN(SystemMemorySizeBelow4GB, BCM2836_SOC_REGISTERS); > - SystemMemorySizeBelow4GB = MIN(SystemMemorySizeBelow4GB, BCM2711_SOC_REGISTERS); > + SystemMemorySizeBelow4GB = MIN (SystemMemorySize, 4UL * SIZE_1GB); > + SystemMemorySizeBelow4GB = MIN (SystemMemorySizeBelow4GB, BCM2836_SOC_REGISTERS); > + SystemMemorySizeBelow4GB = MIN (SystemMemorySizeBelow4GB, BCM2711_SOC_REGISTERS); > > ASSERT (SystemMemorySizeBelow4GB > 3UL * SIZE_1GB); > > @@ -536,14 +536,14 @@ ApplyVariables ( > /* > * SD card pins go to Arasan. > */ > - MmioWrite32((GPIO_BASE_ADDRESS + 0xD0), > - MmioRead32(GPIO_BASE_ADDRESS + 0xD0) | 0x2); > + MmioWrite32 ((GPIO_BASE_ADDRESS + 0xD0), > + MmioRead32 (GPIO_BASE_ADDRESS + 0xD0) | 0x2); > } else { > /* > * SD card pins back to eMMC2. > */ > - MmioWrite32((GPIO_BASE_ADDRESS + 0xD0), > - MmioRead32(GPIO_BASE_ADDRESS + 0xD0) & ~0x2); > + MmioWrite32 ((GPIO_BASE_ADDRESS + 0xD0), > + MmioRead32 (GPIO_BASE_ADDRESS + 0xD0) & ~0x2); Anyone mind if I replace these with MmioOr32 / MmioAnd32 ? > /* > * WiFi back to Arasan. > */ >