From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from NAM02-BL2-obe.outbound.protection.outlook.com (NAM02-BL2-obe.outbound.protection.outlook.com [40.107.75.45]) by mx.groups.io with SMTP id smtpd.web12.25511.1574351451015153740 for ; Thu, 21 Nov 2019 07:50:51 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@amdcloud.onmicrosoft.com header.s=selector2-amdcloud-onmicrosoft-com header.b=qvsVEuiM; spf=none, err=SPF record not found (domain: amd.com, ip: 40.107.75.45, mailfrom: thomas.lendacky@amd.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AGViO4UcDPG6slUuKqndb+KB2qTwgwQSsUvFRZBfzzjwpogrPt/2Bqw9cmI8Ar9tEHEnePOfQ7LrYRtIym2gDxB+R56M5942sBa6g2N/t1e3VnudZCIe5qa01o+0e/g6cw3EIZxvtBiad5vkCU0Ox/VUp8qq+9m4Hg18j9v4NVoOFRL1gd1Ho5Y0WuO3zxGrwx9XL2ByrCpzJt/wZyZjZq5CYU7BbOVV4l+pjiyNa3FZrCFhMpJwI+b51Nn+pNIX2KxLPy1TYnSEqu3VXPS5C3a3vl4+EAb0pR9rqcgU89dYOSrCTjUcO3lJ2s+ivewRKNv4AS9bO+cxsiGwpo76rg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ukSei34oNb1K79Wh+dVBRL4hxPKMnUl12peD3fcjg5U=; b=Yt1y3NevnW5+mwtUugwlnrnzool4tqIO7KoJY0NvvNosNVoHHu5BDo2sLHYluQJe52AfNwadVH1amV+PJAMtCPmOWNPTVIoOWfutBKL351j5NVAUda4K+uKwCn38xXTw3g/vfC+6MWZ4dBbSOLi2iAdRL7tZbeFOhcTPer7gJ1OYx8HmlKuerudGr6HAvVRLfiTqWGUYjeFIa45WBZnjPPK/vR6fQtuDMMT30CwEgAIDt4MikSEL2oSARYWt/MmewZQJBUjrZ+Bw8NEBsKSEqBPFTdqWvbCRfF0VxvEQ3k88a0B+oQojpQaWpbrUEazTPM+flXvdVopEj/mwnB7gGA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ukSei34oNb1K79Wh+dVBRL4hxPKMnUl12peD3fcjg5U=; b=qvsVEuiMxetQV09a7KM+bLm4Xyuj6xWu9DF550pVyr7/tggHIzAiWbwzZQ+6953/tIt3LsqA0Re67L72474Hvtk6GKLbXZt7hru/aPDzXbDJOuFnC5g7hKRXeDQLSW0TC3yYkK5t9CHSwjHyu74Eq1pefOXqka9oGw5/BM9M0SA= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=Thomas.Lendacky@amd.com; Received: from DM6PR12MB3163.namprd12.prod.outlook.com (20.179.71.154) by DM6PR12MB3196.namprd12.prod.outlook.com (20.179.105.219) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2451.28; Thu, 21 Nov 2019 15:50:46 +0000 Received: from DM6PR12MB3163.namprd12.prod.outlook.com ([fe80::dd0c:8e53:4913:8ef4]) by DM6PR12MB3163.namprd12.prod.outlook.com ([fe80::dd0c:8e53:4913:8ef4%5]) with mapi id 15.20.2474.019; Thu, 21 Nov 2019 15:50:46 +0000 From: "Lendacky, Thomas" Subject: Re: [edk2-devel] [RFC PATCH v3 00/43] SEV-ES guest support To: "Desimone, Nathaniel L" , "devel@edk2.groups.io" Cc: "Justen, Jordan L" , Laszlo Ersek , Ard Biesheuvel , "Kinney, Michael D" , "Gao, Liming" , "Dong, Eric" , "Ni, Ray" , Brijesh Singh , "You, Benjamin" , "Bi, Dandan" , "Dong, Guo" , "Wu, Hao A" , "Wang, Jian J" , "Ma, Maurice" References: <02A34F284D1DA44BB705E61F7180EF0AB5BEE1D6@ORSMSX114.amr.corp.intel.com> Openpgp: preference=signencrypt Message-ID: <802d8ee7-eed5-7300-3df7-bdfdc9e3c75f@amd.com> Date: Thu, 21 Nov 2019 09:50:44 -0600 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.9.0 In-Reply-To: <02A34F284D1DA44BB705E61F7180EF0AB5BEE1D6@ORSMSX114.amr.corp.intel.com> X-ClientProxiedBy: DM5PR07CA0070.namprd07.prod.outlook.com (2603:10b6:4:ad::35) To DM6PR12MB3163.namprd12.prod.outlook.com (2603:10b6:5:15e::26) Return-Path: thomas.lendacky@amd.com MIME-Version: 1.0 X-Originating-IP: [165.204.77.1] X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: c5d4fff4-ad9b-46fa-8288-08d76e9a9291 X-MS-TrafficTypeDiagnostic: DM6PR12MB3196:|DM6PR12MB3196: X-MS-Exchange-PUrlCount: 6 X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:10000; X-Forefront-PRVS: 0228DDDDD7 X-Forefront-Antispam-Report: SFV:NSPM;SFS:(10009020)(4636009)(376002)(346002)(39860400002)(136003)(366004)(396003)(13464003)(51914003)(199004)(189003)(2616005)(6246003)(25786009)(86362001)(186003)(316002)(2501003)(7416002)(4326008)(6512007)(6306002)(50466002)(31696002)(31686004)(6436002)(8936002)(26005)(58126008)(65806001)(99286004)(47776003)(110136005)(65956001)(66066001)(54906003)(6506007)(81156014)(2906002)(53546011)(305945005)(6116002)(66476007)(66556008)(66946007)(3846002)(6486002)(8676002)(7736002)(81166006)(19627235002)(5660300002)(478600001)(230700001)(76176011)(966005)(52116002)(36756003)(14444005)(446003)(386003)(14454004)(11346002)(2486003)(23676004)(30864003)(229853002);DIR:OUT;SFP:1101;SCL:1;SRVR:DM6PR12MB3196;H:DM6PR12MB3163.namprd12.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;A:1;MX:1; Received-SPF: None (protection.outlook.com: amd.com does not designate permitted sender hosts) X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: EKTnGKoUbeG65gYXxKMpNj2Uewg75PLJqIZ37N+6WDb3BDJYjLCDLGSydakXsG998eq/sDYmT2YhGk0yEM9jo6tpTrpIA++i4fyfn3+JQiPMcm9hq+fQudkk4K7hoJw32WwcxAJhg+IkxBcO1KQ2mGDP9QHUCCb26U+MQp1ggId1tsitPEpaHxAkUXWXBTU5bIVKyWN7bID/S91Jdjk9yw91CP7fA3RAL0qJuYDXn1BNG6/arbpj3ljmr4HFGpzJKXC5qalU/ogeea9kgu/73UWbEYB5dob0JECHc5FptnV5jkqVjSDhR61EOlIDtl892YsbH0fvaVn/mYuYd/mSlP6c3YXdUHqcD0MHYiaufdRuMz9wWViCt9WEviXCeIiZ0Qkc0hHxzY5GFy4OYiw6oDKqDDA+UKGEoolxCHf54z5XBW04k2IBa/n3dYW6gYAOjWW4shoQ/KtPj/xqPbdBosaV20D40ekPmIlEsjykHu0= X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-Network-Message-Id: c5d4fff4-ad9b-46fa-8288-08d76e9a9291 X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Nov 2019 15:50:46.2741 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: sl63ivEZuvy4G0HJVlXVsd1b9qzLclkFNT9uvuscauQ0Mhsr/zTpA2zU1bSAWp3KG2zX9VT4pqeM+5CT+3MlVw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB3196 Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit On 11/20/19 7:53 PM, Desimone, Nathaniel L wrote: > Hi Tom, Hi Nate, > > EFI_CPU_ARCH_PROTOCOL is a PI spec defined protocol. Please see Volume 2, Section 12.3 of the UEFI Platform Initialization Specification. Generally we strictly adhere to the spec when a PPI or protocol is spec defined. If not already done, I would recommend submitting a spec change request with the UEFI Forum. I don't think we can merge the patch series as-is without your change being ratified by the UEFI Forum. > > Another option would be to define a separate protocol with the EDKII_ prefix instead of the EFI_ prefix as the EFI_ prefix is exclusively reserved for PPIs and protocols that are defined by either the UEFI spec or the PI spec. In which case, the protocol would need to be moved to either MdeModulePkg or UefiCpuPkg, as only spec defined PPIs and protocols are allowed in MdePkg. Thanks for the heads up on this. Lets see if there's any feedback over email or in the design meeting over what would be the best approach to take and go from there. Thanks, Tom > > Regards, > Nate > > -----Original Message----- > From: devel@edk2.groups.io On Behalf Of Lendacky, Thomas > Sent: Wednesday, November 20, 2019 12:06 PM > To: devel@edk2.groups.io > Cc: Justen, Jordan L ; Laszlo Ersek ; Ard Biesheuvel ; Kinney, Michael D ; Gao, Liming ; Dong, Eric ; Ni, Ray ; Brijesh Singh ; You, Benjamin ; Bi, Dandan ; Dong, Guo ; Wu, Hao A ; Wang, Jian J ; Ma, Maurice > Subject: [edk2-devel] [RFC PATCH v3 00/43] SEV-ES guest support > > This patch series provides support for running EDK2/OVMF under SEV-ES. > > Secure Encrypted Virtualization - Encrypted State (SEV-ES) expands on the SEV support to protect the guest register state from the hypervisor. See > "AMD64 Architecture Programmer's Manual Volume 2: System Programming", section "15.35 Encrypted State (SEV-ES)" [1]. > > In order to allow a hypervisor to perform functions on behalf of a guest, there is architectural support for notifying a guest's operating system when certain types of VMEXITs are about to occur. This allows the guest to selectively share information with the hypervisor to satisfy the requested function. The notification is performed using a new exception, the VMM Communication exception (#VC). The information is shared through the Guest-Hypervisor Communication Block (GHCB) using the VMGEXIT instruction. > The GHCB format and the protocol for using it is documented in "SEV-ES Guest-Hypervisor Communication Block Standardization" [2]. > > The main areas of the EDK2 code that are updated to support SEV-ES are around the exception handling support and the AP boot support. > > Exception support is required starting in Sec, continuing through Pei and into Dxe in order to handle #VC exceptions that are generated. Each AP requires it's own GHCB page as well as a page to hold values specific to that AP. > > AP booting poses some interesting challenges. The INIT-SIPI-SIPI sequence is typically used to boot the APs. However, the hypervisor is not allowed to update the guest registers. The GHCB document [2] talks about how SMP booting under SEV-ES is performed. > > Since the GHCB page must be a shared (unencrypted) page, the processor must be running in long mode in order for the guest and hypervisor to communicate with each other. As a result, SEV-ES is only supported under the X64 architecture. > > [1] https://www.amd.com/system/files/TechDocs/24593.pdf > [2] https://developer.amd.com/wp-content/resources/56421.pdf > > --- > > These patches are based on commit: > cc6854506c2b ("Readme.md: remove positional references from submodule description") > > Proper execution of SEV-ES relies on Bugzilla 2340 being fixed. > > A version of the tree (with an extra patch to workaround Bugzilla 2340) can be found at: > https://github.com/AMDESE/ovmf/tree/sev-es-v9 > > Cc: Ard Biesheuvel > Cc: Benjamin You > Cc: Dandan Bi > Cc: Eric Dong > Cc: Guo Dong > Cc: Hao A Wu > Cc: Jian J Wang > Cc: Jordan Justen > Cc: Laszlo Ersek > Cc: Liming Gao > Cc: Maurice Ma > Cc: Michael D Kinney > Cc: Ray Ni > > Changes since v2: > - Added a way to locate the SEV-ES fixed AP RIP address for starting > AP's to avoid updating the actual flash image (build time location > that is identified with a GUID value). > - Create a VmgExit library to replace static inline functions. > - Move some PCDs to the appropriate packages > - Add support for writing to QEMU flash under SEV-ES > - Add additional MMIO opcode support > - Cleaned up the GHCB MSR CPUID protocol support > > Changes since v1: > - Patches reworked to be more specific to the component/area being updated > and order of definition/usage > - Created a library for VMGEXIT-related functions to replace use of inline > functions > - Allocation method for GDT changed from AllocatePool to AllocatePages > - Early caching only enabled for SEV-ES guests > - Ensure AP loop mode set to halt loop mode for SEV-ES guests > - Reserved SEC GHCB-related memory areas when S3 is enabled > > Tom Lendacky (43): > MdePkg: Create PCDs to be used in support of SEV-ES > MdePkg: Add the MSR definition for the GHCB register > MdePkg: Add a structure definition for the GHCB > MdeModulePkg/DxeIplPeim: Support GHCB pages when creating page tables > MdePkg/BaseLib: Add support for the XGETBV instruction > MdePkg/BaseLib: Add support for the VMGEXIT instruction > UefiCpuPkg: Implement library support for VMGEXIT > UefiCpuPkg/CpuExceptionHandler: Add base support for the #VC exception > UefiCpuPkg/CpuExceptionHandler: Add support for IOIO_PROT NAE events > UefiCpuPkg/CpuExceptionHandler: Support string IO for IOIO_PROT NAE > events > UefiCpuPkg/CpuExceptionHandler: Add support for CPUID NAE events > UefiCpuPkg/CpuExceptionHandler: Add support for MSR_PROT NAE events > UefiCpuPkg/CpuExceptionHandler: Add support for NPF NAE events (MMIO) > UefiCpuPkg/CpuExceptionHandler: Add support for WBINVD NAE events > UefiCpuPkg/CpuExceptionHandler: Add support for RDTSC NAE events > UefiCpuPkg/CpuExceptionHandler: Add support for RDPMC NAE events > UefiCpuPkg/CpuExceptionHandler: Add support for INVD NAE events > UefiCpuPkg/CpuExceptionHandler: Add support for VMMCALL NAE events > UefiCpuPkg/CpuExceptionHandler: Add support for RDTSCP NAE events > UefiCpuPkg/CpuExceptionHandler: Add support for MONITOR/MONITORX NAE > events > UefiCpuPkg/CpuExceptionHandler: Add support for MWAIT/MWAITX NAE > events > UefiCpuPkg/CpuExceptionHandler: Add support for DR7 Read/Write NAE > events > OvmfPkg/MemEncryptSevLib: Add an SEV-ES guest indicator function > OvmfPkg: Add support to perform SEV-ES initialization > OvmfPkg/ResetVector: Add support for a 32-bit SEV check > OvmfPkg: Create a GHCB page for use during Sec phase > OvmfPkg/PlatformPei: Reserve GHCB-related areas if S3 is supported > OvmfPkg: Create GHCB pages for use during Pei and Dxe phase > OvmfPkg/PlatformPei: Move early GDT into ram when SEV-ES is enabled > OvmfPkg/Sec: Add #VC exception handling for Sec phase > OvmfPkg/Sec: Enable cache early to speed up booting > OvmfPkg/QemuFlashFvbServicesRuntimeDxe: Bypass flash detection with > SEV-ES is enabled > MdeModulePkg: Reserve a 16-bit protected mode code segment descriptor > UefiCpuPkg: Add a 16-bit protected mode code segment descriptor > UefiCpuPkg/MpInitLib: Add a CPU MP data flag to indicate if SEV-ES is > enabled > UefiCpuPkg: Allow AP booting under SEV-ES > OvmfPkg: Reserve a page in memory for the SEV-ES AP reset vector > OvmfPkg: Move the GHCB allocations into reserved memory > MdePkg: Add a finalization function to the CPU protocol > UefiCpuPkg/MpInitLib: Add MP finalization interface to MpInitLib > UefiCpuPkg/MpInitLib: Prepare SEV-ES guest APs for OS use > UefiCpuPkg/CpuDxe: Provide an DXE MP finalization routine to support > SEV-ES > MdeModulePkg/DxeCore: Perform the CPU protocol finalization support > > MdeModulePkg/MdeModulePkg.dec | 23 + > OvmfPkg/OvmfPkg.dec | 5 + > UefiCpuPkg/UefiCpuPkg.dec | 8 + > OvmfPkg/OvmfPkgIa32.dsc | 11 + > OvmfPkg/OvmfPkgIa32X64.dsc | 11 + > OvmfPkg/OvmfPkgX64.dsc | 11 + > UefiCpuPkg/UefiCpuPkg.dsc | 5 + > UefiPayloadPkg/UefiPayloadPkgIa32.dsc | 2 + > UefiPayloadPkg/UefiPayloadPkgIa32X64.dsc | 2 + > OvmfPkg/OvmfPkgX64.fdf | 9 + > MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf | 2 + > MdePkg/Library/BaseLib/BaseLib.inf | 4 + > OvmfPkg/PlatformPei/PlatformPei.inf | 7 + > .../FvbServicesRuntimeDxe.inf | 2 + > OvmfPkg/ResetVector/ResetVector.inf | 9 + > OvmfPkg/Sec/SecMain.inf | 1 + > .../DxeCpuExceptionHandlerLib.inf | 5 + > .../PeiCpuExceptionHandlerLib.inf | 5 + > .../SecPeiCpuExceptionHandlerLib.inf | 8 + > UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.inf | 4 + > UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf | 4 + > UefiCpuPkg/Library/VmgExitLib/VmgExitLib.inf | 33 + > .../Core/DxeIplPeim/X64/VirtualMemory.h | 12 +- > MdePkg/Include/Library/BaseLib.h | 31 + > MdePkg/Include/Protocol/Cpu.h | 18 + > MdePkg/Include/Register/Amd/Fam17Msr.h | 28 + > MdePkg/Include/Register/Amd/Ghcb.h | 117 ++ > OvmfPkg/Include/Library/MemEncryptSevLib.h | 12 + > UefiCpuPkg/CpuDxe/CpuDxe.h | 12 + > UefiCpuPkg/CpuDxe/CpuGdt.h | 4 +- > UefiCpuPkg/Include/Library/MpInitLib.h | 14 + > UefiCpuPkg/Include/Library/VmgExitLib.h | 96 ++ > .../CpuExceptionHandlerLib/AMDSevVcCommon.h | 26 + > .../CpuExceptionCommon.h | 2 + > UefiCpuPkg/Library/MpInitLib/MpLib.h | 79 +- > MdeModulePkg/Core/Dxe/DxeMain/DxeMain.c | 5 + > .../Core/DxeIplPeim/Ia32/DxeLoadFunc.c | 6 +- > .../Core/DxeIplPeim/X64/DxeLoadFunc.c | 11 +- > .../Core/DxeIplPeim/X64/VirtualMemory.c | 49 +- > MdePkg/Library/BaseLib/Ia32/GccInline.c | 45 + > MdePkg/Library/BaseLib/X64/GccInline.c | 47 + > .../MemEncryptSevLibInternal.c | 77 +- > OvmfPkg/PlatformPei/AmdSev.c | 82 ++ > OvmfPkg/PlatformPei/MemDetect.c | 23 + > .../QemuFlash.c | 38 +- > OvmfPkg/Sec/SecMain.c | 74 +- > UefiCpuPkg/CpuDxe/CpuDxe.c | 21 +- > UefiCpuPkg/CpuDxe/CpuGdt.c | 8 +- > .../CpuExceptionCommon.c | 2 +- > .../Ia32/AMDSevVcCommon.c | 20 + > .../PeiDxeAMDSevVcHandler.c | 29 + > .../PeiDxeSmmCpuException.c | 16 + > .../SecAMDSevVcHandler.c | 50 + > .../SecPeiCpuException.c | 16 + > .../X64/AMDSevVcCommon.c | 1230 +++++++++++++++++ > UefiCpuPkg/Library/MpInitLib/DxeMpLib.c | 136 +- > UefiCpuPkg/Library/MpInitLib/MpLib.c | 280 +++- > UefiCpuPkg/Library/MpInitLib/PeiMpLib.c | 35 + > UefiCpuPkg/Library/VmgExitLib/VmgExitLib.c | 132 ++ > UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c | 2 +- > MdePkg/Library/BaseLib/Ia32/VmgExit.nasm | 37 + > MdePkg/Library/BaseLib/Ia32/XGetBv.nasm | 31 + > MdePkg/Library/BaseLib/X64/VmgExit.nasm | 32 + > MdePkg/Library/BaseLib/X64/XGetBv.nasm | 34 + > OvmfPkg/ResetVector/Ia16/ResetVectorVtf0.asm | 94 ++ > OvmfPkg/ResetVector/Ia32/PageTables64.asm | 337 ++++- > OvmfPkg/ResetVector/ResetVector.nasmb | 19 + > .../X64/ExceptionHandlerAsm.nasm | 15 + > UefiCpuPkg/Library/MpInitLib/Ia32/MpEqu.inc | 2 +- > .../Library/MpInitLib/Ia32/MpFuncs.nasm | 15 + > UefiCpuPkg/Library/MpInitLib/X64/MpEqu.inc | 4 +- > UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm | 370 ++++- > UefiCpuPkg/Library/VmgExitLib/VmgExitLib.uni | 15 + > .../ResetVector/Vtf0/Ia16/Real16ToFlat32.asm | 9 + > 74 files changed, 3969 insertions(+), 101 deletions(-) create mode 100644 UefiCpuPkg/Library/VmgExitLib/VmgExitLib.inf > create mode 100644 MdePkg/Include/Register/Amd/Ghcb.h > create mode 100644 UefiCpuPkg/Include/Library/VmgExitLib.h > create mode 100644 UefiCpuPkg/Library/CpuExceptionHandlerLib/AMDSevVcCommon.h > create mode 100644 UefiCpuPkg/Library/CpuExceptionHandlerLib/Ia32/AMDSevVcCommon.c > create mode 100644 UefiCpuPkg/Library/CpuExceptionHandlerLib/PeiDxeAMDSevVcHandler.c > create mode 100644 UefiCpuPkg/Library/CpuExceptionHandlerLib/SecAMDSevVcHandler.c > create mode 100644 UefiCpuPkg/Library/CpuExceptionHandlerLib/X64/AMDSevVcCommon.c > create mode 100644 UefiCpuPkg/Library/VmgExitLib/VmgExitLib.c > create mode 100644 MdePkg/Library/BaseLib/Ia32/VmgExit.nasm > create mode 100644 MdePkg/Library/BaseLib/Ia32/XGetBv.nasm > create mode 100644 MdePkg/Library/BaseLib/X64/VmgExit.nasm > create mode 100644 MdePkg/Library/BaseLib/X64/XGetBv.nasm > create mode 100644 OvmfPkg/ResetVector/Ia16/ResetVectorVtf0.asm > create mode 100644 UefiCpuPkg/Library/VmgExitLib/VmgExitLib.uni > > -- > 2.17.1 > > > >