From: "Alexey Kardashevskiy" <aik@amd.com>
To: gaoliming <gaoliming@byosoft.com.cn>, devel@edk2.groups.io
Cc: 'Ard Biesheuvel' <ardb+tianocore@kernel.org>,
'Jiewen Yao' <jiewen.yao@intel.com>,
'Jordan Justen' <jordan.l.justen@intel.com>,
'Gerd Hoffmann' <kraxel@redhat.com>,
'Brijesh Singh' <brijesh.singh@amd.com>,
'Erdem Aktas' <erdemaktas@google.com>,
'James Bottomley' <jejb@linux.ibm.com>,
'Min Xu' <min.m.xu@intel.com>,
'Tom Lendacky' <thomas.lendacky@amd.com>
Subject: Re: 回复: [edk2-devel] [PATCH ovmf 1/5] MdePkg/Register/Amd: Define all bits from MSR_SEV_STATUS_REGISTER
Date: Wed, 7 Dec 2022 23:24:57 +1100 [thread overview]
Message-ID: <9581bf9d-3e3c-f2f4-7967-a31799eb8f01@amd.com> (raw)
In-Reply-To: <001101d909e1$84079000$8c16b000$@byosoft.com.cn>
On 7/12/22 13:13, gaoliming wrote:
> Alexey:
>
>
>> -----邮件原件-----
>> 发件人: devel@edk2.groups.io <devel@edk2.groups.io> 代表 Alexey
>> Kardashevskiy via groups.io
>> 发送时间: 2022年12月1日 10:35
>> 收件人: devel@edk2.groups.io
>> 抄送: Ard Biesheuvel <ardb+tianocore@kernel.org>; Jiewen Yao
>> <jiewen.yao@intel.com>; Jordan Justen <jordan.l.justen@intel.com>; Gerd
>> Hoffmann <kraxel@redhat.com>; Brijesh Singh <brijesh.singh@amd.com>;
>> Erdem Aktas <erdemaktas@google.com>; James Bottomley
>> <jejb@linux.ibm.com>; Min Xu <min.m.xu@intel.com>; Tom Lendacky
>> <thomas.lendacky@amd.com>; Alexey Kardashevskiy <aik@amd.com>
>> 主题: [edk2-devel] [PATCH ovmf 1/5] MdePkg/Register/Amd: Define all bits
>> from MSR_SEV_STATUS_REGISTER
>>
>> We will need soon DebugSwap but others likely too.
>>
>> Signed-off-by: Alexey Kardashevskiy <aik@amd.com>
>> ---
>> MdePkg/Include/Register/Amd/Fam17Msr.h | 57 +++++++++++++++++++-
>> 1 file changed, 56 insertions(+), 1 deletion(-)
>>
>> diff --git a/MdePkg/Include/Register/Amd/Fam17Msr.h
>> b/MdePkg/Include/Register/Amd/Fam17Msr.h
>> index bb4e143e2456..f9474e6776f2 100644
>> --- a/MdePkg/Include/Register/Amd/Fam17Msr.h
>> +++ b/MdePkg/Include/Register/Amd/Fam17Msr.h
>> @@ -121,7 +121,62 @@ typedef union {
>> ///
>> UINT32 SevSnpBit : 1;
>>
>> - UINT32 Reserved2 : 29;
>> + ///
>> + /// [Bit 3] The guest was run with the Virtual TOM feature enabled in
>> SEV_FEATURES[1]
>> + ///
>> + UINT32 vTOM_Enabled : 1;
>> +
> This name doesn't follow name convention. You can create pull request to see
> CI test result.
It is though what 40332.pdf ("AMD64 Architecture Programmer’s Manual:
Volumes 1-5") uses and I find it _extremely_ useful when searching for a
feature in 3000+ pages PDF.
What is the preferred way?
Thanks,
>
> Thanks
> Liming
>> + ///
>> + /// [Bit 4] The guest was run with the ReflectVC feature enabled in
>> SEV_FEATURES[2]
>> + ///
>> + UINT32 ReflectVC : 1;
>> +
>> + ///
>> + /// [Bit 5] The guest was run with the Restricted Injection feature
>> enabled in SEV_FEATURES[3]
>> + ///
>> + UINT32 RestrictedInjection : 1;
>> +
>> + ///
>> + /// [Bit 6] The guest was run with the Alternate Injection feature
>> enabled in SEV_FEATURES[4]
>> + ///
>> + UINT32 AlternateInjection : 1;
>> +
>> + ///
>> + /// [Bit 7] This guest was run with debug register swapping enabled
> in
>> SEV_FEATURES[5]
>> + ///
>> + UINT32 DebugSwap : 1;
>> +
>> + ///
>> + /// [Bit 8] This guest was run with the PreventHostIBS feature
>> enabled in SEV_FEATURES[6]
>> + ///
>> + UINT32 PreventHostIBS : 1;
>> +
>> + ///
>> + /// [Bit 9] The guest was run with the BTB isolation feature enabled
> in
>> SEV_FEATURES[7]
>> + ///
>> + UINT32 SNPBTBIsolation : 1;
>> +
>> + ///
>> + /// [Bit 10]
>> + ///
>> + UINT32 Reserved0 : 1;
>> +
>> + ///
>> + /// [Bit 11] The guest was run with the Secure TSC feature enabled in
>> SEV_FEATURES[9]
>> + ///
>> + UINT32 SecureTsc : 1;
>> +
>> + ///
>> + /// [Bits 12 13 14 15]
>> + ///
>> + UINT32 Reserved1 : 4;
>> +
>> + ///
>> + /// [Bit 16] The guest was run with the VMSA Register Protection
>> feature enabled in SEV_FEATURES[14]
>> + ///
>> + UINT32 VmsaRegProt_Enabled : 1;
>> +
>> + UINT32 Reserved2 : 15;
>> } Bits;
>> ///
>> /// All bit fields as a 32-bit value
>> --
>> 2.38.1
>>
>>
>>
>>
>>
>
>
>
--
Alexey
next prev parent reply other threads:[~2022-12-07 12:25 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-01 2:35 [PATCH ovmf 0/5] Enable AMD SEV-ES DebugSwap Alexey Kardashevskiy
2022-12-01 2:35 ` [PATCH ovmf 1/5] MdePkg/Register/Amd: Define all bits from MSR_SEV_STATUS_REGISTER Alexey Kardashevskiy
2022-12-07 2:13 ` 回复: [edk2-devel] " gaoliming
2022-12-07 12:24 ` Alexey Kardashevskiy [this message]
2022-12-21 1:01 ` 回复: " gaoliming
2022-12-01 2:35 ` [PATCH ovmf 3/5] OvmfPkg: Add AMD SEV-ES DebugSwap feature support Alexey Kardashevskiy
2022-12-01 2:35 ` [PATCH ovmf 4/5] UefiCpuPkg: Add AMD SEV-ES features support Alexey Kardashevskiy
2022-12-01 2:35 ` [PATCH ovmf 5/5] OvmfPkf: Enable AMD SEV-ES DebugSwap for DXE Alexey Kardashevskiy
2022-12-01 5:36 ` [PATCH ovmf 2/5] MdePkg: Add AMD SEV features to PcdConfidentialComputingGuestAttr Alexey Kardashevskiy
[not found] ` <20221201023521.10028-3-aik@amd.com>
2022-12-01 14:47 ` Subject: " Lendacky, Thomas
2022-12-02 12:26 ` Alexey Kardashevskiy
2022-12-02 12:59 ` Gerd Hoffmann
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=9581bf9d-3e3c-f2f4-7967-a31799eb8f01@amd.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox