From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: mx.groups.io; dkim=missing; spf=pass (domain: intel.com, ip: 134.134.136.100, mailfrom: ankit.sinha@intel.com) Received: from mga07.intel.com (mga07.intel.com [134.134.136.100]) by groups.io with SMTP; Mon, 19 Aug 2019 11:14:24 -0700 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga008.jf.intel.com ([10.7.209.65]) by orsmga105.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 19 Aug 2019 11:14:24 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.64,405,1559545200"; d="scan'208";a="172202758" Received: from orsmsx107.amr.corp.intel.com ([10.22.240.5]) by orsmga008.jf.intel.com with ESMTP; 19 Aug 2019 11:14:23 -0700 Received: from orsmsx109.amr.corp.intel.com ([169.254.11.25]) by ORSMSX107.amr.corp.intel.com ([169.254.1.186]) with mapi id 14.03.0439.000; Mon, 19 Aug 2019 11:14:23 -0700 From: "Sinha, Ankit" To: "Kubacki, Michael A" , "devel@edk2.groups.io" CC: "Chaganty, Rangasai V" , "Chiu, Chasel" , "Desimone, Nathaniel L" , "Gao, Liming" , "Kinney, Michael D" Subject: Re: [edk2-platforms][PATCH V1 00/37] Coffee Lake and Whiskey Lake support Thread-Topic: [edk2-platforms][PATCH V1 00/37] Coffee Lake and Whiskey Lake support Thread-Index: AQHVVJEPtjA6e8gKy0m3cz2bhXGM+qcCyq3Q Date: Mon, 19 Aug 2019 18:14:22 +0000 Message-ID: <972926FCCE2F9141BF8AD787AAA02EFF512B8786@ORSMSX109.amr.corp.intel.com> References: <20190817001603.30632-1-michael.a.kubacki@intel.com> In-Reply-To: <20190817001603.30632-1-michael.a.kubacki@intel.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-version: 11.2.0.6 dlp-reaction: no-action x-ctpclassification: CTP_NT x-titus-metadata-40: eyJDYXRlZ29yeUxhYmVscyI6IiIsIk1ldGFkYXRhIjp7Im5zIjoiaHR0cDpcL1wvd3d3LnRpdHVzLmNvbVwvbnNcL0ludGVsMyIsImlkIjoiNzYwNmU5YTMtODgxZi00NzhmLThiMTYtOTdiNGJkYTk0OWJiIiwicHJvcHMiOlt7Im4iOiJDVFBDbGFzc2lmaWNhdGlvbiIsInZhbHMiOlt7InZhbHVlIjoiQ1RQX05UIn1dfV19LCJTdWJqZWN0TGFiZWxzIjpbXSwiVE1DVmVyc2lvbiI6IjE3LjEwLjE4MDQuNDkiLCJUcnVzdGVkTGFiZWxIYXNoIjoiZXJtb1krSUdlb1MyYkwxc0hUZlp1ZjBUM2dnWFdZVnhcLyt3SHlJaktYd0p0Q0V2anpkMTB1MlwvdVhSczdkNUpaIn0= x-originating-ip: [10.22.254.140] MIME-Version: 1.0 Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Reviewed-by: Ankit Sinha -----Original Message----- From: Kubacki, Michael A=20 Sent: Friday, August 16, 2019 5:15 PM To: devel@edk2.groups.io Cc: Chaganty, Rangasai V ; Chiu, Chasel ; Desimone, Nathaniel L = ; Gao, Liming ; Kinney, Michael D ; Sinha, Ankit Subject: [edk2-platforms][PATCH V1 00/37] Coffee Lake and Whiskey Lake supp= ort This patch series adds support for Intel Coffee Lake and Intel Whiskey Lake products. The following are a comprehensive set of packages to build a functional fir= mware. Currently source code is only provided for the Intel Whiskey Lake U Referen= ce Validation Platform (RVP). This code is intended to provide sample code tha= t will enable additional board ports. - EDK II core - Package(s): Various - Repository: https://github.com/tianocore/edk2 - Intel FSP: - Package(s): CoffeeLakeFspBinPkg - Repository: https://github.com/IntelFsp/FSP - Silicon binaries: - Package(s): Silicon/Intel/CoffeeLakeFspBinPkg - Repository: https://github.com/tianocore/edk2-non-osi - Silicon source: - Package(s): Silicon/Intel/CoffeelakeSiliconPkg - Repository: https://github.com/tianocore/edk2-platforms - Board source: - Package(s): Platform/Intel/WhiskeylakeOpenBoardPkg - Repository: https://github.com/tianocore/edk2-platforms For build instructions and a brief background on EDK II Minimum Platform, please reference: https://github.com/tianocore/edk2-platforms/blob/master/Platform/Intel/Read= me.md For a more comprehensive explanation of EDK II Minimum Platform, please reference the draft specification at: https://edk2-docs.gitbooks.io/edk-ii-minimum-platform-specification/ Some TianoCore BZ cleanup bugs will be filed after the package is pushed. Cc: Sai Chaganty Cc: Chasel Chiu Cc: Nate DeSimone Cc: Liming Gao Cc: Michael D Kinney Cc: Ankit Sinha Signed-off-by: Michael Kubacki Michael Kubacki (37): CoffeelakeSiliconPkg: Add package and Include headers CoffeelakeSiliconPkg/Cpu: Add Include headers CoffeelakeSiliconPkg/Me: Add Include headers CoffeelakeSiliconPkg/Pch: Add include headers CoffeelakeSiliconPkg/Pch: Add ConfigBlock headers CoffeelakeSiliconPkg/Pch: Add Library include headers CoffeelakeSiliconPkg/Pch: Add PPI and Protocol include headers CoffeelakeSiliconPkg/Pch: Add Register include headers CoffeelakeSiliconPkg/Pch: Add Private include headers CoffeelakeSiliconPkg/Pch: Add Private/Library include headers CoffeelakeSiliconPkg/Pch: Add Private/Protocol include headers CoffeelakeSiliconPkg/SampleCode: Add Include headers CoffeelakeSiliconPkg/SystemAgent: Add Include headers CoffeelakeSiliconPkg: Add package common library instances CoffeelakeSiliconPkg/Cpu: Add library instances CoffeelakeSiliconPkg/Me: Add library instances CoffeelakeSiliconPkg/Pch: Add Base library instances CoffeelakeSiliconPkg/Pch: Add DXE library instances CoffeelakeSiliconPkg/Pch: Add PEI library instances CoffeelakeSiliconPkg/Pch: Add SMM library instances CoffeelakeSiliconPkg/Pch: Add Base library instances CoffeelakeSiliconPkg/Pch: Add DXE private library instances CoffeelakeSiliconPkg/Pch: Add PEI private library instances CoffeelakeSiliconPkg/Pch: Add SMM private library instances CoffeelakeSiliconPkg/SystemAgent: Add library instances CoffeelakeSiliconPkg/Pch: Add modules CoffeelakeSiliconPkg/Pch: Add PchSmiDispatcher CoffeelakeSiliconPkg/SystemAgent: Add modules CoffeelakeSiliconPkg: Add package DSC files Maintainers.txt: Add CoffeelakeSiliconPkg maintainers WhiskeylakeOpenBoardPkg: Add package and headers WhiskeylakeOpenBoardPkg/WhiskeylakeURvp: Add headers WhiskeylakeOpenBoardPkg: Add library instances WhiskeylakeOpenBoardPkg/WhiskeylakeURvp: Add library instances WhiskeylakeOpenBoardPkg: Add modules WhiskeylakeOpenBoardPkg/WhiskeylakeURvp: Add DSC and build files Add WhiskeylakeOpenBoardPkg to global build config and documentation Platform/Intel/WhiskeylakeOpenBoardPkg/OpenBoardPkg.dec = | 565 ++++ Silicon/Intel/CoffeelakeSiliconPkg/SiPkg.dec = | 714 +++++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoardPkg.dsc = | 385 +++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoardPkgBuildOp= tion.dsc | 154 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoardPkgConfig.= dsc | 128 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoardPkgPcd.dsc= | 245 ++ Silicon/Intel/CoffeelakeSiliconPkg/CoffeelakeSiliconPkg.dsc = | 215 ++ Silicon/Intel/CoffeelakeSiliconPkg/SiPkgBuildOption.dsc = | 130 + Silicon/Intel/CoffeelakeSiliconPkg/SiPkgCommonLib.dsc = | 69 + Silicon/Intel/CoffeelakeSiliconPkg/SiPkgDxe.dsc = | 33 + Silicon/Intel/CoffeelakeSiliconPkg/SiPkgDxeLib.dsc = | 37 + Silicon/Intel/CoffeelakeSiliconPkg/SiPkgPei.dsc = | 21 + Silicon/Intel/CoffeelakeSiliconPkg/SiPkgPeiLib.dsc = | 44 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Include/Fdf/FlashMa= pInclude.fdf | 49 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoardPkg.fdf = | 706 +++++ Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.inf = | 71 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/PciHotPlug/PciHotPlug.inf = | 62 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Library/DxeTbtPolicyLi= b/DxeTbtPolicyLib.inf | 43 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Library/PeiDxeSmmTbtCo= mmonLib/TbtCommonLib.inf | 60 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Library/PeiTbtPolicyLi= b/PeiTbtPolicyLib.inf | 51 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Library/Private/PeiDTb= tInitLib/PeiDTbtInitLib.inf | 45 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Dxe/TbtDxe.inf= | 51 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Pei/PeiTbtInit= .inf | 47 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmm.inf= | 80 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInit= Lib/PeiFspPolicyInitLib.inf | 161 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicy= UpdateLibFsp/PeiSiliconPolicyUpdateLibFsp.inf | 139 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/SecFspWrapperPlatformSecLib.inf | 97 + Platform/Intel/WhiskeylakeOpenBoardPkg/Library/AcpiTimerLib/BaseAcpiTimerL= ib.inf | 54 + Platform/Intel/WhiskeylakeOpenBoardPkg/Library/BaseGpioExpanderLib/BaseGpi= oExpanderLib.inf | 36 + Platform/Intel/WhiskeylakeOpenBoardPkg/Library/PeiHdaVerbTableLib/PeiHdaVe= rbTableLib.inf | 67 + Platform/Intel/WhiskeylakeOpenBoardPkg/Library/PeiI2cAccessLib/PeiI2cAcces= sLib.inf | 39 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/DxePolicyUpdateLib/D= xePolicyUpdateLib.inf | 58 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyInitLib/Pei= PolicyInitLib.inf | 61 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiPolicyUpdateLib.inf | 272 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/PolicyInitDxe.= inf | 176 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BaseFuncLib= /BaseFuncLib.inf | 33 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BaseGpioChe= ckConflictLib/BaseGpioCheckConflictLib.inf | 35 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BaseGpioChe= ckConflictLibNull/BaseGpioCheckConflictLibNull.inf | 32 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BasePlatfor= mHookLib/BasePlatformHookLib.inf | 53 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardAcpiLi= b/SmmBoardAcpiEnableLib.inf | 50 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardAcpiLi= b/SmmMultiBoardAcpiSupportLib.inf | 50 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiBoardInitPostMemLib.inf | 53 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiBoardInitPreMemLib.inf | 116 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiMultiBoardInitPostMemLib.inf | 202 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiMultiBoardInitPreMemLib.inf | 296 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/DxePolicyBo= ardConfigLib/DxePolicyBoardConfigLib.inf | 44 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPlatform= HookLib/PeiPlatformHooklib.inf | 94 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiPolicyBoardConfigLib.inf | 70 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/BaseCpuMailboxLibNull/BaseC= puMailboxLibNull.inf | 22 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolic= yLib.inf | 65 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolic= yLibPreMem.inf | 43 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/Pei= DxeSmmCpuPlatformLib.inf | 39 + Silicon/Intel/CoffeelakeSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBl= ockLib.inf | 29 + Silicon/Intel/CoffeelakeSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConf= igBlockLib.inf | 33 + Silicon/Intel/CoffeelakeSiliconPkg/Library/DxeAslUpdateLib/DxeAslUpdateLib= .inf | 40 + Silicon/Intel/CoffeelakeSiliconPkg/Library/DxeAslUpdateLibNull/DxeAslUpdat= eLibNull.inf | 30 + Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPc= iLib.inf | 35 + Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiInstallStallPpiLib/PeiStallP= piLib.inf | 31 + Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.i= nf | 51 + Silicon/Intel/CoffeelakeSiliconPkg/Me/Library/PeiMePolicyLib/PeiMePolicyLi= b.inf | 44 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseRese= tSystemLib.inf | 38 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/BaseSmbusLib/BaseSmbusLib.i= nf | 39 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolic= yLib.inf | 41 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxeResetSystemLib/DxeResetS= ystemLib.inf | 49 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxeRuntimeResetSystemLib/Dx= eRuntimeResetSystemLib.inf | 52 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmBiosLockLib/PeiDxe= SmmBiosLockLib.inf | 40 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/PeiDxeSmmG= pioLib.inf | 48 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLi= b/PeiDxeSmmPchCycleDecodingLib.inf | 42 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchEspiLib/PeiDxeS= mmPchEspiLib.inf | 38 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchGbeLib/PeiDxeSm= mPchGbeLib.inf | 38 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchHsioLib/PeiDxeS= mmPchHsioLib.inf | 37 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeS= mmPchInfoLibCnl.inf | 42 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcieRpLib/PeiDx= eSmmPchPcieRpLib.inf | 37 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcrLib/PeiDxeSm= mPchPcrLib.inf | 35 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchPmcLib/PeiDxeSm= mPchPmcLib.inf | 36 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchSbiAccessLib/Pe= iDxeSmmPchSbiAccessLib.inf | 35 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/Pei= DxeSmmPchSerialIoLibCnl.inf | 39 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib= /PeiDxeSmmPchSerialIoUartLib.inf | 35 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchWdtCommonLib/Pe= iDxeSmmPchWdtCommonLib.inf | 31 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PeiDxeSmmPm= cLib.inf | 43 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmSataLib/PeiDxeSmmS= ataLibCnl.inf | 32 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiOcWdtLib/PeiOcWdtLib.inf= | 39 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiOcWdtLibNull/PeiOcWdtLib= Null.inf | 24 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolic= yLibCnl.inf | 86 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchResetLib/PeiPchResetL= ib.inf | 41 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiResetSystemLib/PeiResetS= ystemLib.inf | 49 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiSpiLib/PeiSpiLib.inf = | 42 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BaseGpioHelpersLibN= ull/BaseGpioHelpersLibNull.inf | 26 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BasePchSpiCommonLib= /BasePchSpiCommonLib.inf | 28 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BaseSiScheduleReset= Lib/BaseSiScheduleResetLib.inf | 40 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BaseSiScheduleReset= Lib/BaseSiScheduleResetLibFsp.inf | 40 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/DxeGpioNameBufferLi= b/DxeGpioNameBufferLib.inf | 32 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/DxePch= HdaLib.inf | 43 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivat= eLib/PeiDxeSmmGpioPrivateLibCnl.inf | 45 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/= PeiDxeSmmPchDmiLib.inf | 40 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/= PeiDxeSmmPchDmiWithS3Lib.inf | 40 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchInitCom= monLib/PeiDxeSmmPchInitCommonLib.inf | 34 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpr= essHelpersLib/PeiDxeSmmPchPciExpressHelpersLib.inf | 42 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPriv= ateLib/PeiDxeSmmPchPsfPrivateLibCnl.inf | 41 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivate= Lib/PeiDxeSmmPmcPrivateLibCnl.inf | 48 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivate= Lib/PeiDxeSmmPmcPrivateLibWithS3.inf | 39 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivate= Lib/PeiPmcPrivateLibCnl.inf | 40 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiGpioHelpersLib/P= eiGpioHelpersLib.inf | 42 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiGpioNameBufferLi= b/PeiGpioNameBufferLib.inf | 35 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/Sm= mPchPrivateLib.inf | 32 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SmmSpi= FlashCommonLib.inf | 51 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf = | 99 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf = | 77 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf = | 101 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch= er.inf | 109 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControl.in= f | 54 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf = | 45 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaAcpiTables.inf= | 50 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaSsdt.in= f | 49 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeS= aPolicyLib.inf | 43 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatform= Lib/PeiDxeSmmSaPlatformLib.inf | 38 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiS= aPolicyLib.inf | 74 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf = | 116 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SmmAccess/Dxe/SmmAccess.inf= | 48 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/PciHotPlug/PciHotPlug.h = | 130 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Library/DxeChe= ckIommuSupportLib.h | 43 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Library/DxeTbt= PolicyLib.h | 49 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Library/DxeTbt= SecurityLib.h | 131 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Library/PeiChe= ckIommuSupportLib.h | 21 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Library/PeiTbt= PolicyLib.h | 43 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Library/PeiTbt= TaskDispatchLib.h | 61 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Library/TbtCom= monLib.h | 261 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Ppi/PeiTbtPoli= cy.h | 31 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Private/Librar= y/PeiDTbtInitLib.h | 130 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Private/Librar= y/PeiTbtCommonInitLib.h | 51 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Protocol/Disab= leBmeProtocol.h | 36 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Protocol/DxeTb= tPolicy.h | 137 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/Protocol/TbtNv= sArea.h | 50 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/TbtBoardInfo.h= | 23 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/TbtNvsAreaDef.= h | 68 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Include/TbtPolicyCommo= nDefinition.h | 84 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Library/DxeTbtPolicyLi= b/DxeTbtPolicyLibrary.h | 25 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Library/PeiTbtPolicyLi= b/PeiTbtPolicyLibrary.h | 19 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmiHand= ler.h | 180 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInit= Lib/PeiFspPolicyInitLib.h | 234 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicy= UpdateLibFsp/PeiMiscPolicyUpdate.h | 25 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicy= UpdateLibFsp/PeiPchPolicyUpdate.h | 28 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicy= UpdateLibFsp/PeiSaPolicyUpdate.h | 30 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/FsptCoreUpd.h | 40 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/Ia32/Fsp.h | 43 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Acpi/GlobalNvsAreaDef.h = | 118 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/AttemptUsbFirst.h = | 51 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/CpuSmm.h = | 57 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/FirwmareConfigurations.h = | 20 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/GopConfigLib.h = | 1766 ++++++++++++ Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Guid/TcoWdtHob.h = | 41 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/IoExpander.h = | 68 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/DxeCpuPolicyUpdateL= ib.h | 75 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/DxeMePolicyUpdateLi= b.h | 27 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/DxePchPolicyUpdateL= ib.h | 25 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/DxePolicyBoardConfi= gLib.h | 30 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/DxeSaPolicyUpdateLi= b.h | 25 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/FspPolicyInitLib.h = | 29 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/GpioCheckConflictLi= b.h | 46 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/GpioExpanderLib.h = | 123 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/HdaVerbTableLib.h = | 48 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/I2cAccessLib.h = | 34 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/PeiPlatformLib.h = | 40 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/PeiPolicyBoardConfi= gLib.h | 141 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/PeiPolicyInitLib.h = | 38 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/PlatformInitLib.h = | 23 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/PchHsioPtssTables.h = | 51 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/PcieDeviceOverrideTable.h = | 106 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Platform.h = | 33 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/PlatformBoardId.h = | 29 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Protocol/GlobalNvsArea.h = | 47 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Setup.h = | 144 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/SioRegs.h = | 157 + Platform/Intel/WhiskeylakeOpenBoardPkg/Library/PeiHdaVerbTableLib/PchHdaVe= rbTables.h | 3014 +++++++++++++++++= +++ Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/DxePolicyUpdateLib/D= xeMePolicyUpdate.h | 91 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/DxePolicyUpdateLib/D= xeSaPolicyUpdate.h | 25 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyInitLib/Pei= CpuPolicyInit.h | 37 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyInitLib/Pei= MePolicyInit.h | 23 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyInitLib/Pei= PolicyInit.h | 23 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyInitLib/Pei= SaPolicyInit.h | 58 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyInitLib/Pei= SiPolicyInit.h | 22 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiCpuPolicyUpdate.h | 32 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiMePolicyUpdate.h | 14 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiPchPolicyUpdate.h | 25 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiSaPolicyUpdate.h | 53 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiSiPolicyUpdate.h | 19 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/BoardInitLib.h= | 32 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/CpuPolicyInitD= xe.h | 38 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/GopPolicyInitD= xe.h | 41 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/PchPolicyInitD= xe.h | 52 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/PolicyInitDxe.= h | 45 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/SaPolicyInitDx= e.h | 56 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/SiliconPolicyI= nitDxe.h | 37 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Include/PeiPlatform= HookLib.h | 131 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Include/PeiPlatform= Lib.h | 40 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Include/PlatformBoa= rdConfig.h | 105 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Include/PlatformInf= o.h | 44 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Include/Whiskeylake= URvpId.h | 12 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/BoardFunc.h | 18 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/BoardInitLib.h | 20 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/BoardSaConfigPreMem.h | 90 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/GpioTableDefault.h | 225 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/GpioTableWhlUDdr4.h | 284 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/GpioTableWhlUDdr4PreMem.h | 59 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PchHdaVerbTables.h | 3014 +++++++++++++++++= +++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiWhiskeylakeURvpInitLib.h | 41 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/DxePolicyBo= ardConfigLib/DxePolicyBoardConfig.h | 20 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiPolicyBoardConfig.h | 23 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h = | 45 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPre= MemConfig.h | 106 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclocking= Config.h | 141 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPidTestConfi= g.h | 54 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBas= icConfig.h | 179 ++ Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtCus= tomConfig.h | 78 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTes= tConfig.h | 149 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h= | 66 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuAccess.h = | 16 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuDataStruct.h = | 113 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h = | 88 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuPolicyCommon.h = | 23 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h = | 100 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuRegs.h = | 261 ++ Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h = | 90 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h = | 118 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/Library/CpuPolicyLib.h = | 84 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/Protocol/CpuInfo.h = | 123 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.= h | 50 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolic= yLibrary.h | 30 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/Cpu= PlatformLibrary.h | 28 + Silicon/Intel/CoffeelakeSiliconPkg/Include/ConfigBlock.h = | 53 + Silicon/Intel/CoffeelakeSiliconPkg/Include/ConfigBlock/SiConfig.h = | 89 + Silicon/Intel/CoffeelakeSiliconPkg/Include/ConfigBlock/UsbConfig.h = | 291 ++ Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/AslUpdateLib.h = | 157 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/ConfigBlockLib.h = | 64 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/MmPciLib.h = | 28 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/PeiSiPolicyUpdateLib.h = | 123 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/SiConfigBlockLib.h = | 58 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/SiPolicyLib.h = | 110 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/StallPpiLib.h = | 22 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/UsbLib.h = | 34 + Silicon/Intel/CoffeelakeSiliconPkg/Include/PcieRegs.h = | 319 +++ Silicon/Intel/CoffeelakeSiliconPkg/Include/Ppi/SiPolicy.h = | 29 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Private/Library/PcieInitLib.h = | 26 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Private/Library/UsbInitLib.h = | 71 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Protocol/SiPolicyProtocol.h = | 60 + Silicon/Intel/CoffeelakeSiliconPkg/Include/Register/RegsUsb.h = | 55 + Silicon/Intel/CoffeelakeSiliconPkg/Include/SiConfigHob.h = | 19 + Silicon/Intel/CoffeelakeSiliconPkg/Include/SiPolicyStruct.h = | 65 + Silicon/Intel/CoffeelakeSiliconPkg/Include/TraceHubCommonConfig.h = | 23 + Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibra= ry.h | 35 + Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/ConfigBlock/MePeiConfig.h = | 124 + Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/Library/DxeMePolicyLib.h = | 59 + Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/Library/PeiMePolicyLib.h = | 87 + Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/MeChipset.h = | 172 ++ Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/MePolicyHob.h = | 17 + Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/MkhiMsgs.h = | 19 + Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/Protocol/MePolicy.h = | 41 + Silicon/Intel/CoffeelakeSiliconPkg/Me/Library/PeiMePolicyLib/PeiMePolicyLi= brary.h | 25 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/CnviConfig.h = | 69 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/DciConfig.h = | 56 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/DmiConfig.h = | 43 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/EspiConfig.h = | 40 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/FlashProtection= Config.h | 54 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/GpioDevConfig.h= | 39 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h= | 178 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/HsioConfig.h = | 57 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/HsioPcieConfig.= h | 58 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/HsioSataConfig.= h | 66 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/InterruptConfig= .h | 58 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/IoApicConfig.h = | 68 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/IshConfig.h = | 57 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/LanConfig.h = | 35 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/LockDownConfig.= h | 70 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/LpcConfig.h = | 34 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/P2sbConfig.h = | 49 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfi= g.h | 71 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/PchTraceHubConf= ig.h | 36 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h = | 429 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h = | 311 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h = | 230 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/ScsConfig.h = | 63 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.= h | 96 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/SerialIrqConfig= .h | 43 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/SmbusConfig.h = | 52 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/ThermalConfig.h= | 139 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBlock/WatchDogConfig.= h | 33 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/DxeHdaNhlt.h = | 135 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/GpioConfig.h = | 326 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/GpioPinsCnlH.h = | 381 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/GpioPinsCnlLp.h = | 340 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/GpioPinsSklH.h = | 241 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/GpioPinsSklLp.h = | 200 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/BiosLockLib.h = | 27 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/CnviLib.h = | 24 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/DxePchPolicyLib.h = | 58 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/GbeMdiLib.h = | 265 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/GpioLib.h = | 788 +++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/GpioNativeLib.h = | 166 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/OcWdtLib.h = | 33 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchCycleDecodingLib= .h | 371 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchEspiLib.h = | 141 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchGbeLib.h = | 36 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchHsioLib.h = | 109 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchInfoLib.h = | 407 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchPcieRpLib.h = | 105 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchPcrLib.h = | 226 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchPmcLib.h = | 45 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchPolicyLib.h = | 114 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchResetLib.h = | 24 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchSbiAccessLib.h = | 116 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h = | 240 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchSerialIoUartLib.= h | 111 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchSmmControlLib.h = | 23 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PchWdtCommonLib.h = | 121 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/PmcLib.h = | 207 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/SataLib.h = | 76 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/SecPchLib.h = | 22 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/SpiFlashCommonLib.h= | 98 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/SpiLib.h = | 23 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchAccess.h = | 54 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchHda.h = | 38 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchInfoHob.h = | 80 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchLimits.h = | 53 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchPcieStorageDetectHob.h = | 47 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchPolicyCommon.h = | 47 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchPreMemPolicyCommon.h = | 59 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchReservedResources.h = | 53 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchResetPlatformSpecific.h = | 23 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Ppi/PchReset.h = | 42 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Ppi/Spi.h = | 27 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Ppi/Wdt.h = | 28 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioDx.h = | 16 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/DxePchHdaNh= lt.h | 134 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/GpioHelpers= Lib.h | 97 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/GpioNameBuf= ferLib.h | 25 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/GpioPrivate= Lib.h | 1061 +++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/I2cMasterCo= mmonLib.h | 288 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/PchDmiLib.h= | 344 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/PchHdaLib.h= | 56 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/PchInitComm= onLib.h | 100 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/PchPciExpre= ssHelpersLib.h | 371 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/PchPsfPriva= teLib.h | 578 ++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/PchSmbusCom= monLib.h | 98 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/PchSpiCommo= nLib.h | 366 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/PeiPchDmiLi= b.h | 25 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateL= ib.h | 706 +++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/SiScheduleR= esetLib.h | 48 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/SmmPchPriva= teLib.h | 28 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/PchConfigHob.h = | 273 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/PchHdaEndpoints.h = | 115 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/PchHsio.h = | 92 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h = | 269 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/PchRstHob.h = | 58 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Protocol/PchNvsArea= .h | 31 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Protocol/PcieIoTrap= .h | 37 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/SiScheduleResetHob.= h | 25 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/IoTrapExDispatch.h= | 186 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/PchAcpiSmiDispatch= .h | 136 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/PchEmmcTuning.h = | 68 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/PchEspiSmiDispatch= .h | 146 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/PchPcieSmiDispatch= .h | 132 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/PchPolicy.h = | 42 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/PchReset.h = | 42 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/PchSmiDispatch.h = | 134 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/PchSmmIoTrapContro= l.h | 67 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/PchSmmPeriodicTime= rControl.h | 67 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/PchTcoSmiDispatch.= h | 152 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/SmmSmbus.h = | 15 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/Spi.h = | 295 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol/Wdt.h = | 113 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegs.h = | 54 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsDci.h = | 57 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsDmi.h = | 122 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsDmi14.h = | 54 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsDmi15.h = | 62 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsFia.h = | 90 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsGpio.h = | 273 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsGpioCnl.h = | 694 +++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsHda.h = | 204 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsHsio.h = | 170 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsIsh.h = | 79 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsItss.h = | 103 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsLan.h = | 58 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h = | 360 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsLpcCnl.h = | 61 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsP2sb.h = | 116 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsPcie.h = | 484 ++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsPcr.h = | 73 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h = | 670 +++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h = | 72 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsPsf.h = | 104 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsPsfCnl.h = | 113 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsPsth.h = | 77 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsSata.h = | 668 +++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsScs.h = | 52 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsScsCnl.h = | 48 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsSerialIo.h = | 232 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsSerialIoCnl= .h | 138 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsSmbus.h = | 151 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsSpi.h = | 295 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsThermalCnl.= h | 49 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsTraceHub.h = | 134 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLibrar= y.h | 117 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfo= LibPrivate.h | 45 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/Pch= SerialIoLibInternal.h | 16 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolic= yLibrary.h | 35 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivat= eLib/GpioNativePrivateLibInternal.h | 477 ++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/= PchDmi14.h | 70 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/= PchDmi15.h | 113 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpr= essHelpersLib/PchPciExpressHelpersLibrary.h | 42 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPriv= ateLib/PchPsfPrivateLibInternal.h | 490 ++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivate= Lib/PmcPrivateLibInternal.h | 47 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h = | 223 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h = | 187 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.h = | 228 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h = | 1031 +++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.h = | 342 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmHelpers.= h | 157 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers= .h | 105 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDri= ver.h | 132 + Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/Include/Library/SecPlatformL= ib.h | 82 + Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Gu= id/SmramMemoryReserve.h | 51 + Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Pr= otocol/LegacyBios.h | 1513 ++++++++++ Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Pr= otocol/LegacyInterrupt.h | 118 + Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModulePkg/Include/Guid/Ac= piS3Context.h | 65 + Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModulePkg/Include/Guid/Co= nsoleOutDevice.h | 17 + Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModulePkg/Include/Guid/Me= moryTypeInformation.h | 30 + Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModulePkg/Include/Library= /ResetSystemLib.h | 80 + Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModulePkg/Include/Ppi/Smm= Access.h | 137 + Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModulePkg/Include/Ppi/Smm= Control.h | 87 + Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModulePkg/Include/Protoco= l/SmmVariable.h | 33 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/Dmar/Dmar.h = | 25 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/GnaConf= ig.h | 33 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/Graphic= sDxeConfig.h | 53 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/Graphic= sPeiConfig.h | 96 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/Graphic= sPeiPreMemConfig.h | 70 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/IpuPreM= emConfig.h | 46 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryC= onfig.h | 534 ++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryD= xeConfig.h | 61 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/MiscDxe= Config.h | 33 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/OverClo= ckingConfig.h | 51 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxe= Config.h | 135 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePei= Config.h | 60 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePei= PreMemConfig.h | 354 +++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscP= eiConfig.h | 61 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscP= eiPreMemConfig.h | 103 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/Switcha= bleGraphicsConfig.h | 63 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/VbiosDx= eConfig.h | 39 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/ConfigBlock/VtdConf= ig.h | 42 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/DmaRemappingTable.h= | 77 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Library/DxeSaPolicy= Lib.h | 60 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Library/PeiSaPolicy= Lib.h | 87 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Library/SaPlatformL= ib.h | 88 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/MemInfoHob.h = | 259 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Private/Library/Gra= phicsInitLib.h | 15 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Private/Library/Leg= acyRegion.h | 33 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Private/Library/Pei= CpuTraceHubLib.h | 23 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Private/Library/SaP= cieLib.h | 70 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Private/Protocol/Sa= IotrapSmi.h | 36 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Private/Protocol/Sa= NvsArea.h | 31 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Private/SaConfigHob= .h | 89 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDe= f.h | 151 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Protocol/GopCompone= ntName2.h | 63 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Protocol/GopPolicy.= h | 73 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Protocol/IgdOpRegio= n.h | 24 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h = | 132 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Protocol/SaPolicy.h= | 66 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Register/SaRegsGna.= h | 32 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Register/SaRegsHost= Bridge.h | 214 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.= h | 50 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Register/SaRegsIpu.= h | 37 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.= h | 64 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/SaAccess.h = | 106 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/SaCommonDefinitions= .h | 23 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/SaPciExpressLib.h = | 25 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/SaPolicyCommon.h = | 51 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/SaRegs.h = | 32 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeS= aPolicyLibrary.h | 37 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatform= Lib/SaPlatformLibrary.h | 21 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcO= emPlatform.h | 323 +++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiS= aPolicyLibrary.h | 39 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeela= ke/MrcCommonTypes.h | 230 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeela= ke/MrcInterface.h | 1567 ++++++++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeela= ke/MrcRmtData.h | 203 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeela= ke/MrcSpdData.h | 1167 ++++++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeela= ke/MrcTypes.h | 237 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInter= face.h | 15 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/GraphicsInit.h = | 50 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.= h | 193 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/PciExpressInit.h= | 91 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/PcieComplex.h = | 23 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.h = | 71 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.h = | 139 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/SwitchableGraphi= csInit.h | 17 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.h = | 53 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SmmAccess/Dxe/SmmAccessDriv= er.h | 162 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDxe/AcpiGnvsInit.c = | 96 + Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.c = | 290 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Features/PciHotPlug/PciHotPlug.c = | 353 +++ Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Library/DxeTbtPolicyLi= b/DxeTbtPolicyLib.c | 148 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Library/PeiDxeSmmTbtCo= mmonLib/TbtCommonLib.c | 316 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Library/PeiTbtPolicyLi= b/PeiTbtPolicyLib.c | 206 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Library/Private/PeiDTb= tInitLib/PeiDTbtInitLib.c | 567 ++++ Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c = | 228 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Pei/PeiTbtInit= .c | 211 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmiHand= ler.c | 1609 +++++++++++ Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmm.c = | 1765 ++++++++++++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInit= Lib/PeiFspCpuPolicyInitLib.c | 461 +++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInit= Lib/PeiFspMePolicyInitLib.c | 121 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInit= Lib/PeiFspMiscUpdInitLib.c | 77 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInit= Lib/PeiFspPchPolicyInitLib.c | 736 +++++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInit= Lib/PeiFspPolicyInitLib.c | 223 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInit= Lib/PeiFspSaPolicyInitLib.c | 848 ++++++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInit= Lib/PeiFspSecurityPolicyInitLib.c | 70 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInit= Lib/PeiFspSiPolicyInitLib.c | 95 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicy= UpdateLibFsp/PeiFspMiscUpdUpdateLib.c | 100 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicy= UpdateLibFsp/PeiFspPolicyUpdateLib.c | 124 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicy= UpdateLibFsp/PeiPchPolicyUpdate.c | 60 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicy= UpdateLibFsp/PeiPchPolicyUpdatePreMem.c | 39 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicy= UpdateLibFsp/PeiSaPolicyUpdate.c | 85 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicy= UpdateLibFsp/PeiSaPolicyUpdatePreMem.c | 87 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/FspWrapperPlatformSecLib.c | 163 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/PlatformInit.c | 54 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/SecGetPerformance.c | 90 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/SecPlatformInformation.c | 79 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/SecRamInitData.c | 37 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/SecTempRamDone.c | 48 + Platform/Intel/WhiskeylakeOpenBoardPkg/Library/AcpiTimerLib/AcpiTimerLib.c= | 394 +++ Platform/Intel/WhiskeylakeOpenBoardPkg/Library/AcpiTimerLib/BaseAcpiTimerL= ib.c | 48 + Platform/Intel/WhiskeylakeOpenBoardPkg/Library/BaseGpioExpanderLib/BaseGpi= oExpanderLib.c | 310 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Library/PeiHdaVerbTableLib/PeiHdaVe= rbTableLib.c | 132 + Platform/Intel/WhiskeylakeOpenBoardPkg/Library/PeiI2cAccessLib/PeiI2cAcces= sLib.c | 115 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/DxePolicyUpdateLib/D= xeCpuPolicyUpdate.c | 88 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/DxePolicyUpdateLib/D= xeMePolicyUpdate.c | 105 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/DxePolicyUpdateLib/D= xePchPolicyUpdate.c | 39 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/DxePolicyUpdateLib/D= xeSaPolicyUpdate.c | 57 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyInitLib/Pei= PolicyInit.c | 65 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyInitLib/Pei= PolicyInitPreMem.c | 60 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyInitLib/Pei= SaPolicyInit.c | 114 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiCpuPolicyUpdate.c | 80 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiCpuPolicyUpdatePreMem.c | 108 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiMePolicyUpdate.c | 49 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiMePolicyUpdatePreMem.c | 32 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiPchPolicyUpdate.c | 523 ++++ Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiPchPolicyUpdatePreMem.c | 113 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiSaPolicyUpdate.c | 242 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiSaPolicyUpdatePreMem.c | 221 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiSiPolicyUpdate.c | 168 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/BoardInitLib.c= | 612 ++++ Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/CpuPolicyInitD= xe.c | 46 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/GopPolicyInitD= xe.c | 174 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/PchPolicyInitD= xe.c | 55 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/PolicyInitDxe.= c | 88 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/SaPolicyInitDx= e.c | 60 + Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/SiliconPolicyI= nitDxe.c | 46 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BaseFuncLib= /Gop.c | 41 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BaseGpioChe= ckConflictLib/BaseGpioCheckConflictLib.c | 137 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BaseGpioChe= ckConflictLibNull/BaseGpioCheckConflictLibNull.c | 37 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BasePlatfor= mHookLib/BasePlatformHookLib.c | 156 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardAcpiLi= b/SmmBoardAcpiEnableLib.c | 63 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardAcpiLi= b/SmmMultiBoardAcpiSupportLib.c | 82 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardAcpiLi= b/SmmSiliconAcpiEnableLib.c | 170 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardAcpiLi= b/SmmWhiskeylakeURvpAcpiEnableLib.c | 40 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/BoardFunc.c | 19 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/BoardFuncInit.c | 27 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/BoardFuncInitPreMem.c | 41 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/BoardPchInitPreMemLib.c | 398 +++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/BoardSaInitPreMemLib.c | 282 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiBoardInitPostMemLib.c | 40 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiBoardInitPreMemLib.c | 106 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiMultiBoardInitPostMemLib.c | 41 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiMultiBoardInitPreMemLib.c | 83 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiWhiskeylakeURvpDetect.c | 63 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiWhiskeylakeURvpInitPostMemLib.c | 432 +++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/PeiWhiskeylakeURvpInitPreMemLib.c | 636 +++++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/BoardInitLi= b/WhiskeylakeURvpHsioPtssTables.c | 32 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/DxePolicyBo= ardConfigLib/DxeSaPolicyBoardConfig.c | 35 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPlatform= HookLib/PeiPlatformHooklib.c | 299 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiCpuPolicyBoardConfig.c | 48 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiCpuPolicyBoardConfigPreMem.c | 29 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiMePolicyBoardConfig.c | 35 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiMePolicyBoardConfigPreMem.c | 36 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiPchPolicyBoardConfig.c | 35 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiPchPolicyBoardConfigPreMem.c | 36 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiSaPolicyBoardConfig.c | 35 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiSaPolicyBoardConfigPreMem.c | 36 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/PeiPolicyBo= ardConfigLib/PeiSiPolicyBoardConfig.c | 27 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/BaseCpuMailboxLibNull/BaseC= puMailboxLibNull.c | 90 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPol= icy.c | 293 ++ Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPol= icyPreMem.c | 108 + Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolic= yLib.c | 434 +++ Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolic= yLibPreMem.c | 160 ++ Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/Cpu= PlatformLibrary.c | 415 +++ Silicon/Intel/CoffeelakeSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBl= ockLib.c | 146 + Silicon/Intel/CoffeelakeSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConf= igBlockLib.c | 87 + Silicon/Intel/CoffeelakeSiliconPkg/Library/DxeAslUpdateLib/DxeAslUpdateLib= .c | 403 +++ Silicon/Intel/CoffeelakeSiliconPkg/Library/DxeAslUpdateLibNull/DxeAslUpdat= eLibNull.c | 126 + Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPc= iLib.c | 32 + Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiInstallStallPpiLib/PeiStallP= piLib.c | 78 + Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c= | 214 ++ Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPr= eMem.c | 122 + Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiPolicyLib/SiPrintPolicy.c = | 36 + Silicon/Intel/CoffeelakeSiliconPkg/Me/Library/PeiMePolicyLib/PeiMePolicyLi= b.c | 251 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseRese= tSystemLib.c | 153 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/BaseSmbusLib/BaseSmbusLib.c= | 993 +++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolic= yLib.c | 218 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxeResetSystemLib/DxeResetS= ystemLib.c | 310 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxeRuntimeResetSystemLib/Dx= eRuntimeResetSystemLib.c | 323 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmBiosLockLib/BiosLo= ckLib.c | 98 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioInit.c= | 553 ++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c = | 2710 +++++++++++++++++= + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioNames.= c | 87 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioNative= Lib.c | 234 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLi= b/PchCycleDecodingLib.c | 1136 ++++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchEspiLib/PchEspi= Lib.c | 505 ++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchGbeLib/PchGbeLi= b.c | 82 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchHsioLib/PchHsio= Lib.c | 127 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfo= Lib.c | 272 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfo= LibClient.c | 87 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfo= LibCnl.c | 386 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcieRpLib/PchPc= ieRpLib.c | 183 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcrLib/PchPcrLi= b.c | 279 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchPmcLib/PchPmcLi= b.c | 101 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchSbiAccessLib/Pc= hSbiAccessLib.c | 270 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/Pch= SerialIoLib.c | 516 ++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/Pch= SerialIoLibCnl.c | 181 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib= /PeiDxeSmmPchSerialIoUartLib.c | 372 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPchWdtCommonLib/Wd= tCommon.c | 242 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c = | 330 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmSataLib/SataLib.c = | 41 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmSataLib/SataLibCdf= .c | 101 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmSataLib/SataLibCnl= .c | 88 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiOcWdtLib/PeiOcWdtLib.c = | 130 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiOcWdtLibNull/PeiOcWdtLib= Null.c | 23 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPr= intPolicy.c | 307 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPol= icy.c | 778 +++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolic= yLib.c | 739 +++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolic= yLibCnl.c | 169 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMe= mPolicyLib.c | 318 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchResetLib/PchReset.c = | 109 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiResetSystemLib/PeiResetS= ystemLib.c | 257 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiSpiLib/PchSpi.c = | 217 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BaseGpioHelpersLibN= ull/BaseGpioHelpersLibNull.c | 108 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BasePchSpiCommonLib= /SpiCommon.c | 1081 +++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BaseSiScheduleReset= Lib/BaseSiScheduleResetLib.c | 70 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BaseSiScheduleReset= Lib/BaseSiScheduleResetLibCommon.c | 125 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BaseSiScheduleReset= Lib/BaseSiScheduleResetLibFsp.c | 61 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/DxeGpioNameBufferLi= b/GpioNameBufferDxe.c | 20 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHda= Endpoints.c | 333 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHda= Lib.c | 886 ++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHda= NhltConfig.c | 439 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivat= eLib/GpioNamesCnl.c | 166 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivat= eLib/GpioNativePrivateLib.c | 1304 +++++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivat= eLib/GpioNativePrivateLibCnl.c | 2275 +++++++++++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivat= eLib/GpioPrivateLib.c | 752 +++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivat= eLib/GpioPrivateLibCnl.c | 225 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/= PchDmi14.c | 67 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/= PchDmi15.c | 113 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/= PchDmiLib.c | 569 ++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/= PchDmiWithS3Lib.c | 79 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchInitCom= monLib/PchInitCommon.c | 221 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpr= essHelpersLib/PchPciExpressHelpersLibrary.c | 2407 ++++++++++++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPriv= ateLib/PchPsfPrivateLib.c | 542 ++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPriv= ateLib/PchPsfPrivateLibCnl.c | 338 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivate= Lib/PeiPmcPrivateLib.c | 92 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivate= Lib/PmcPrivateLib.c | 1033 +++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivate= Lib/PmcPrivateLibClient.c | 73 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivate= Lib/PmcPrivateLibCnl.c | 360 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivate= Lib/PmcPrivateLibWithS3.c | 194 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiGpioHelpersLib/P= eiGpioHelpersLib.c | 356 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiGpioNameBufferLi= b/GpioNameBufferPei.c | 68 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/Sm= mPchPrivateLib.c | 58 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SpiFla= shCommon.c | 196 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SpiFla= shCommonSmmLib.c | 54 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c = | 451 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchCnviAcpi.c = | 33 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c = | 323 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c = | 554 ++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c = | 382 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchInitFsp.c = | 85 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchSata.c = | 89 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c = | 57 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c = | 156 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchBiosWriteProtect.c = | 156 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c = | 179 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchLanSxSmm.c = | 298 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c = | 436 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchSpiAsync.c = | 69 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c = | 1264 ++++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch= .c | 2452 ++++++++++++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c = | 911 ++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c = | 1595 +++++++++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c = | 254 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmHelpers.= c | 358 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmPeriodic= Timer.c | 675 +++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmPowerBut= ton.c | 83 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSw.c = | 385 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c = | 229 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmUsb.c = | 231 ++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers= .c | 764 +++++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDri= ver.c | 399 +++ Silicon/Intel/CoffeelakeSiliconPkg/Pch/Spi/Smm/PchSpi.c = | 310 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeS= aPolicyLib.c | 473 +++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatform= Lib/SaPlatformLibrary.c | 128 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcO= emPlatform.c | 745 +++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiS= aPolicyLib.c | 656 +++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiS= aPolicyLibSample.c | 284 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPr= intPolicy.c | 559 ++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/GraphicsInit.c = | 157 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.= c | 570 ++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/PciExpressInit.c= | 171 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/PcieComplex.c = | 171 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c = | 496 ++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c = | 179 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c = | 122 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c = | 717 +++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SmmAccess/Dxe/SmmAccessDriv= er.c | 356 +++ Maintainers.txt = | 12 +- Platform/Intel/Readme.md = | 44 +- Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/AMLUPD.asl = | 20 + Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL = | 37 + Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/HostBus.asl = | 516 ++++ Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl = | 309 ++ Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl= | 76 + Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/AcpiTables/Rtd3PcieTbt= .asl | 405 +++ Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/AcpiTables/Tbt.asl = | 1877 ++++++++++++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/Ia32/PeiCoreEntry.nasm | 130 + Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/Ia32/SecEntry.nasm | 361 +++ Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Library/SecFspWrapperPla= tformSecLib/Ia32/Stack.nasm | 72 + Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Acpi/GlobalNvs.asl = | 112 + Platform/Intel/WhiskeylakeOpenBoardPkg/Library/AcpiTimerLib/BaseAcpiTimerL= ib.uni | 15 + Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/build_config.cfg = | 33 + Platform/Intel/build.cfg = | 4 +- Readme.md = | 1 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/Dmar/Dmar.aslc = | 250 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl = | 794 ++++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl = | 1666 +++++++++++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxCommo= n.asl | 472 +++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxDsm.a= sl | 369 +++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxOpGbd= a.asl | 129 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxOpRn.= asl | 296 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxOpSbc= b.asl | 262 ++ Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl = | 87 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl = | 31 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl= | 147 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaSsdt.as= l | 22 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32= /MrcOemPlatform.S | 114 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32= /MrcOemPlatform.asm | 126 + Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32= /MrcOemPlatform.nasm | 118 + 749 files changed, 139608 insertions(+), 17 deletions(-) create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/OpenBoardPkg.dec create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SiPkg.dec create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= OpenBoardPkg.dsc create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= OpenBoardPkgBuildOption.dsc create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= OpenBoardPkgConfig.dsc create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= OpenBoardPkgPcd.dsc create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/CoffeelakeSiliconPkg= .dsc create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SiPkgBuildOption.dsc create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SiPkgCommonLib.dsc create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SiPkgDxe.dsc create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SiPkgDxeLib.dsc create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SiPkgPei.dsc create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SiPkgPeiLib.dsc create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Include/Fdf/FlashMapInclude.fdf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= OpenBoardPkg.fdf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDx= e/BoardAcpiDxe.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/PciHotP= lug/PciHotPlug.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Lib= rary/DxeTbtPolicyLib/DxeTbtPolicyLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Lib= rary/PeiDxeSmmTbtCommonLib/TbtCommonLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Lib= rary/PeiTbtPolicyLib/PeiTbtPolicyLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Lib= rary/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Tbt= Init/Dxe/TbtDxe.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Tbt= Init/Pei/PeiTbtInit.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Tbt= Init/Smm/TbtSmm.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiSiliconPolicyUpdateLibFsp/PeiSiliconPolicyUpdateLibFsp.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/AcpiTime= rLib/BaseAcpiTimerLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/BaseGpio= ExpanderLib/BaseGpioExpanderLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/PeiHdaVe= rbTableLib/PeiHdaVerbTableLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/PeiI2cAc= cessLib/PeiI2cAccessLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/D= xePolicyUpdateLib/DxePolicyUpdateLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyInitLib/PeiPolicyInitLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiPolicyUpdateLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/PolicyInitDxe.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BaseFuncLib/BaseFuncLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BaseGpioCheckConflictLib/BaseGpioCheckConflictLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BasePlatformHookLib/BasePlatformHookLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardAcpiLib/SmmBoardAcpiEnableLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardAcpiLib/SmmMultiBoardAcpiSupportLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiBoardInitPostMemLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiBoardInitPreMemLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiMultiBoardInitPostMemLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/DxePolicyBoardConfigLib/DxePolicyBoardConfigLib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPlatformHookLib/PeiPlatformHooklib.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/BaseCpuM= ailboxLibNull/BaseCpuMailboxLibNull.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPo= licyLib/PeiCpuPolicyLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPo= licyLib/PeiCpuPolicyLibPreMem.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiDxeSm= mCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/BaseConfigBl= ockLib/BaseConfigBlockLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/BaseSiConfig= BlockLib/BaseSiConfigBlockLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/DxeAslUpdate= Lib/DxeAslUpdateLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/DxeAslUpdate= LibNull/DxeAslUpdateLibNull.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiDxeSmmMmP= ciLib/PeiDxeSmmMmPciLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiInstallSt= allPpiLib/PeiStallPpiLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiPolicyL= ib/PeiSiPolicyLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Me/Library/PeiMePoli= cyLib/PeiMePolicyLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/BaseRese= tSystemLib/BaseResetSystemLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/BaseSmbu= sLib/BaseSmbusLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxePchPo= licyLib/DxePchPolicyLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxeReset= SystemLib/DxeResetSystemLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxeRunti= meResetSystemLib/DxeRuntimeResetSystemLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mBiosLockLib/PeiDxeSmmBiosLockLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mGpioLib/PeiDxeSmmGpioLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchCycleDecodingLib/PeiDxeSmmPchCycleDecodingLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchEspiLib/PeiDxeSmmPchEspiLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchGbeLib/PeiDxeSmmPchGbeLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchHsioLib/PeiDxeSmmPchHsioLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchInfoLib/PeiDxeSmmPchInfoLibCnl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchPcieRpLib/PeiDxeSmmPchPcieRpLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchPcrLib/PeiDxeSmmPchPcrLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchPmcLib/PeiDxeSmmPchPmcLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchSbiAccessLib/PeiDxeSmmPchSbiAccessLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchSerialIoLib/PeiDxeSmmPchSerialIoLibCnl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchWdtCommonLib/PeiDxeSmmPchWdtCommonLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPmcLib/PeiDxeSmmPmcLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mSataLib/PeiDxeSmmSataLibCnl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiOcWdt= Lib/PeiOcWdtLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiOcWdt= LibNull/PeiOcWdtLibNull.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPo= licyLib/PeiPchPolicyLibCnl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchRe= setLib/PeiPchResetLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiReset= SystemLib/PeiResetSystemLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiSpiLi= b/PeiSpiLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= BaseGpioHelpersLibNull/BaseGpioHelpersLibNull.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= BasePchSpiCommonLib/BasePchSpiCommonLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= BaseSiScheduleResetLib/BaseSiScheduleResetLibFsp.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= DxeGpioNameBufferLib/DxeGpioNameBufferLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= DxePchHdaLib/DxePchHdaLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibCnl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiWithS3Lib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchInitCommonLib/PeiDxeSmmPchInitCommonLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchPciExpressHelpersLib/PeiDxeSmmPchPciExpressHelpersLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchPsfPrivateLib/PeiDxeSmmPchPsfPrivateLibCnl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibCnl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibCnl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiGpioHelpersLib/PeiGpioHelpersLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiGpioNameBufferLib/PeiGpioNameBufferLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= SmmPchPrivateLib/SmmPchPrivateLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFl= ashCommonLib/SmmSpiFlashCommonLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchI= nitDxeCnl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchI= nitDxeFspCnl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchI= nitSmm.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmiDispatcher.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/SmmControl/Runti= meDxe/SmmControl.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Spi/Smm/PchSpiSm= m.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaAcpiTables.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/SaSsdt.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= DxeSaPolicyLib/DxeSaPolicyLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiDxeSmmSaPlatformLib/PeiDxeSmmSaPlatformLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiSaPolicyLib/PeiSaPolicyLib.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/SaInitDxe.inf create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SmmAcces= s/Dxe/SmmAccess.inf create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/PciHotP= lug/PciHotPlug.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Library/DxeCheckIommuSupportLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Library/DxeTbtPolicyLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Library/DxeTbtSecurityLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Library/PeiCheckIommuSupportLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Library/PeiTbtPolicyLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Library/PeiTbtTaskDispatchLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Library/TbtCommonLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Ppi/PeiTbtPolicy.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Private/Library/PeiDTbtInitLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Private/Library/PeiTbtCommonInitLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Protocol/DisableBmeProtocol.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Protocol/DxeTbtPolicy.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/Protocol/TbtNvsArea.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/TbtBoardInfo.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/TbtNvsAreaDef.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Inc= lude/TbtPolicyCommonDefinition.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Lib= rary/DxeTbtPolicyLib/DxeTbtPolicyLibrary.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Lib= rary/PeiTbtPolicyLib/PeiTbtPolicyLibrary.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Tbt= Init/Smm/TbtSmiHandler.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiFspPolicyInitLib/PeiFspPolicyInitLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiSiliconPolicyUpdateLibFsp/PeiMiscPolicyUpdate.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdate.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdate.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/FsptCoreUpd.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/Ia32/Fsp.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Acpi/Glo= balNvsAreaDef.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/AttemptU= sbFirst.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/CpuSmm.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Firwmare= Configurations.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/GopConfi= gLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Guid/Tco= WdtHob.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/IoExpand= er.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= DxeCpuPolicyUpdateLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= DxeMePolicyUpdateLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= DxePchPolicyUpdateLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= DxePolicyBoardConfigLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= DxeSaPolicyUpdateLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= FspPolicyInitLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= GpioCheckConflictLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= GpioExpanderLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= HdaVerbTableLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= I2cAccessLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= PeiPlatformLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= PeiPolicyBoardConfigLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= PeiPolicyInitLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Library/= PlatformInitLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/PchHsioP= tssTables.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/PcieDevi= ceOverrideTable.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Platform= .h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Platform= BoardId.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Protocol= /GlobalNvsArea.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Setup.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/SioRegs.= h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/PeiHdaVe= rbTableLib/PchHdaVerbTables.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/D= xePolicyUpdateLib/DxeMePolicyUpdate.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/D= xePolicyUpdateLib/DxeSaPolicyUpdate.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyInitLib/PeiCpuPolicyInit.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyInitLib/PeiMePolicyInit.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyInitLib/PeiPolicyInit.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyInitLib/PeiSaPolicyInit.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyInitLib/PeiSiPolicyInit.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiCpuPolicyUpdate.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiMePolicyUpdate.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiPchPolicyUpdate.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiSaPolicyUpdate.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiSiPolicyUpdate.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/BoardInitLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/CpuPolicyInitDxe.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/GopPolicyInitDxe.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/PchPolicyInitDxe.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/PolicyInitDxe.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/SaPolicyInitDxe.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/SiliconPolicyInitDxe.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Include/PeiPlatformHookLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Include/PeiPlatformLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Include/PlatformBoardConfig.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Include/PlatformInfo.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Include/WhiskeylakeURvpId.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/BoardFunc.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/BoardInitLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/BoardSaConfigPreMem.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/GpioTableDefault.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/GpioTableWhlUDdr4.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/GpioTableWhlUDdr4PreMem.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PchHdaVerbTables.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiWhiskeylakeURvpInitLib.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/DxePolicyBoardConfigLib/DxePolicyBoardConfig.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBl= ock/CpuConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBl= ock/CpuConfigLibPreMemConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBl= ock/CpuOverclockingConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBl= ock/CpuPidTestConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBl= ock/CpuPowerMgmtBasicConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBl= ock/CpuPowerMgmtCustomConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBl= ock/CpuPowerMgmtTestConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/ConfigBl= ock/CpuTestConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuAcces= s.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuDataS= truct.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuNvsAr= eaDef.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuPolic= yCommon.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuPower= Mgmt.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/CpuRegs.= h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/Library/= CpuMailboxLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/Library/= CpuPlatformLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/Library/= CpuPolicyLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/Protocol= /CpuInfo.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Include/Protocol= /CpuPolicyProtocol.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPo= licyLib/PeiCpuPolicyLibrary.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiDxeSm= mCpuPlatformLib/CpuPlatformLibrary.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/ConfigBlock.= h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/ConfigBlock/= SiConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/ConfigBlock/= UsbConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/AslU= pdateLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/Conf= igBlockLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/MmPc= iLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/PeiS= iPolicyUpdateLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/SiCo= nfigBlockLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/SiPo= licyLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/Stal= lPpiLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Library/UsbL= ib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/PcieRegs.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Ppi/SiPolicy= .h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Private/Libr= ary/PcieInitLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Private/Libr= ary/UsbInitLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Protocol/SiP= olicyProtocol.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/Register/Reg= sUsb.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/SiConfigHob.= h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/SiPolicyStru= ct.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Include/TraceHubComm= onConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiPolicyL= ib/PeiSiPolicyLibrary.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/ConfigBlo= ck/MePeiConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/Library/D= xeMePolicyLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/Library/P= eiMePolicyLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/MeChipset= .h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/MePolicyH= ob.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/MkhiMsgs.= h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Me/Include/Protocol/= MePolicy.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Me/Library/PeiMePoli= cyLib/PeiMePolicyLibrary.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/CnviConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/DciConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/DmiConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/EspiConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/FlashProtectionConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/GpioDevConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/HdAudioConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/HsioConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/HsioPcieConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/HsioSataConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/InterruptConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/IoApicConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/IshConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/LanConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/LockDownConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/LpcConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/P2sbConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/PchGeneralConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/PchTraceHubConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/PcieRpConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/PmConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/SataConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/ScsConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/SerialIoConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/SerialIrqConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/SmbusConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/ThermalConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/ConfigBl= ock/WatchDogConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/DxeHdaNh= lt.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/GpioConf= ig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/GpioPins= CnlH.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/GpioPins= CnlLp.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/GpioPins= SklH.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/GpioPins= SklLp.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= BiosLockLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= CnviLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= DxePchPolicyLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= GbeMdiLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= GpioLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= GpioNativeLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= OcWdtLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchCycleDecodingLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchEspiLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchGbeLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchHsioLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchInfoLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchPcieRpLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchPcrLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchPmcLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchPolicyLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchResetLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchSbiAccessLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchSerialIoLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchSerialIoUartLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchSmmControlLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PchWdtCommonLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= PmcLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= SataLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= SecPchLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= SpiFlashCommonLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Library/= SpiLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchAcces= s.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchHda.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchInfoH= ob.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchLimit= s.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchPcieS= torageDetectHob.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchPolic= yCommon.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchPreMe= mPolicyCommon.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchReser= vedResources.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/PchReset= PlatformSpecific.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Ppi/PchR= eset.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Ppi/Spi.= h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Ppi/Wdt.= h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= CnlPchLpHsioDx.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/DxePchHdaNhlt.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/GpioHelpersLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/GpioNameBufferLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/GpioPrivateLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/I2cMasterCommonLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/PchDmiLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/PchHdaLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/PchInitCommonLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/PchPciExpressHelpersLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/PchPsfPrivateLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/PchSmbusCommonLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/PchSpiCommonLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/PeiPchDmiLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/PmcPrivateLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/SiScheduleResetLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Library/SmmPchPrivateLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= PchConfigHob.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= PchHdaEndpoints.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= PchHsio.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= PchNvsAreaDef.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= PchRstHob.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Protocol/PchNvsArea.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= Protocol/PcieIoTrap.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/= SiScheduleResetHob.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /IoTrapExDispatch.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /PchAcpiSmiDispatch.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /PchEmmcTuning.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /PchEspiSmiDispatch.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /PchPcieSmiDispatch.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /PchPolicy.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /PchReset.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /PchSmiDispatch.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /PchSmmIoTrapControl.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /PchSmmPeriodicTimerControl.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /PchTcoSmiDispatch.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /SmmSmbus.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /Spi.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Protocol= /Wdt.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegs.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsDci.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsDmi.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsDmi14.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsDmi15.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsFia.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsGpio.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsGpioCnl.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsHda.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsHsio.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsIsh.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsItss.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsLan.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsLpc.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsLpcCnl.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsP2sb.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsPcie.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsPcr.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsPmc.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsPmcCnl.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsPsf.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsPsfCnl.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsPsth.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsSata.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsScs.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsScsCnl.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsSerialIo.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsSerialIoCnl.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsSmbus.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsSpi.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsThermalCnl.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register= /PchRegsTraceHub.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mGpioLib/GpioLibrary.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchInfoLib/PchInfoLibPrivate.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchSerialIoLib/PchSerialIoLibInternal.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPo= licyLib/PeiPchPolicyLibrary.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchDmiLib/PchDmi14.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchDmiLib/PchDmi15.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchI= nit.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchI= nitSmm.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/IoTrap.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmm.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmEspi.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmHelpers.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchxSmmHelpers.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/SmmControl/Runti= meDxe/SmmControlDriver.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/Include/L= ibrary/SecPlatformLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/IntelFram= eworkPkg/Include/Guid/SmramMemoryReserve.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/IntelFram= eworkPkg/Include/Protocol/LegacyBios.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/IntelFram= eworkPkg/Include/Protocol/LegacyInterrupt.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModule= Pkg/Include/Guid/AcpiS3Context.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModule= Pkg/Include/Guid/ConsoleOutDevice.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModule= Pkg/Include/Guid/MemoryTypeInformation.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModule= Pkg/Include/Library/ResetSystemLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModule= Pkg/Include/Ppi/SmmAccess.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModule= Pkg/Include/Ppi/SmmControl.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SampleCode/MdeModule= Pkg/Include/Protocol/SmmVariable.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/Dmar/Dmar.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/GnaConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/GraphicsDxeConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/GraphicsPeiConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/GraphicsPeiPreMemConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/IpuPreMemConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/MemoryConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/MemoryDxeConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/MiscDxeConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/OverClockingConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/PcieDxeConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/PciePeiConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/PciePeiPreMemConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/SaMiscPeiConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/SaMiscPeiPreMemConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/SwitchableGraphicsConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/VbiosDxeConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= ConfigBlock/VtdConfig.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= DmaRemappingTable.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Library/DxeSaPolicyLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Library/PeiSaPolicyLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Library/SaPlatformLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= MemInfoHob.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Private/Library/GraphicsInitLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Private/Library/LegacyRegion.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Private/Library/PeiCpuTraceHubLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Private/Library/SaPcieLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Private/Protocol/SaIotrapSmi.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Private/Protocol/SaNvsArea.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Private/SaConfigHob.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Private/SaNvsAreaDef.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Protocol/GopComponentName2.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Protocol/GopPolicy.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Protocol/IgdOpRegion.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Protocol/MemInfo.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Protocol/SaPolicy.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Register/SaRegsGna.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Register/SaRegsHostBridge.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Register/SaRegsIgd.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Register/SaRegsIpu.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= Register/SaRegsPeg.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= SaAccess.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= SaCommonDefinitions.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= SaPciExpressLib.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= SaPolicyCommon.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Include/= SaRegs.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= DxeSaPolicyLib/DxeSaPolicyLibrary.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiDxeSmmSaPlatformLib/SaPlatformLibrary.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiSaPolicyLib/MrcOemPlatform.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiSaPolicyLib/PeiSaPolicyLibrary.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryIn= it/Include/Coffeelake/MrcCommonTypes.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryIn= it/Include/Coffeelake/MrcInterface.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryIn= it/Include/Coffeelake/MrcRmtData.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryIn= it/Include/Coffeelake/MrcSpdData.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryIn= it/Include/Coffeelake/MrcTypes.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/MemoryIn= it/Include/MrcInterface.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/GraphicsInit.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/IgdOpRegionInit.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/PciExpressInit.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/PcieComplex.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/SaInit.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/SaInitDxe.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/SwitchableGraphicsInit.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/VTd.h create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SmmAcces= s/Dxe/SmmAccessDriver.h create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDx= e/AcpiGnvsInit.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDx= e/BoardAcpiDxe.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/PciHotP= lug/PciHotPlug.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Lib= rary/DxeTbtPolicyLib/DxeTbtPolicyLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Lib= rary/PeiDxeSmmTbtCommonLib/TbtCommonLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Lib= rary/PeiTbtPolicyLib/PeiTbtPolicyLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Lib= rary/Private/PeiDTbtInitLib/PeiDTbtInitLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Tbt= Init/Dxe/TbtDxe.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Tbt= Init/Pei/PeiTbtInit.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Tbt= Init/Smm/TbtSmiHandler.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Tbt= Init/Smm/TbtSmm.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiFspPolicyInitLib/PeiFspMePolicyInitLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiFspPolicyInitLib/PeiFspMiscUpdInitLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiFspPolicyInitLib/PeiFspPolicyInitLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiFspPolicyInitLib/PeiFspSecurityPolicyInitLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiFspPolicyInitLib/PeiFspSiPolicyInitLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiSiliconPolicyUpdateLibFsp/PeiFspMiscUpdUpdateLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiSiliconPolicyUpdateLibFsp/PeiFspPolicyUpdateLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdatePreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/PlatformInit.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/SecGetPerformance.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/SecPlatformInformation.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/SecRamInitData.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/SecTempRamDone.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/AcpiTime= rLib/AcpiTimerLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/AcpiTime= rLib/BaseAcpiTimerLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/BaseGpio= ExpanderLib/BaseGpioExpanderLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/PeiHdaVe= rbTableLib/PeiHdaVerbTableLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/PeiI2cAc= cessLib/PeiI2cAccessLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/D= xePolicyUpdateLib/DxeCpuPolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/D= xePolicyUpdateLib/DxeMePolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/D= xePolicyUpdateLib/DxePchPolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/D= xePolicyUpdateLib/DxeSaPolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyInitLib/PeiPolicyInit.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyInitLib/PeiPolicyInitPreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyInitLib/PeiSaPolicyInit.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiCpuPolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiMePolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiPchPolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiSaPolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/P= eiPolicyUpdateLib/PeiSiPolicyUpdate.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/BoardInitLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/CpuPolicyInitDxe.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/GopPolicyInitDxe.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/PchPolicyInitDxe.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/PolicyInitDxe.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/SaPolicyInitDxe.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyIni= tDxe/SiliconPolicyInitDxe.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BaseFuncLib/Gop.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BaseGpioCheckConflictLib/BaseGpioCheckConflictLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BasePlatformHookLib/BasePlatformHookLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardAcpiLib/SmmBoardAcpiEnableLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardAcpiLib/SmmMultiBoardAcpiSupportLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardAcpiLib/SmmSiliconAcpiEnableLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardAcpiLib/SmmWhiskeylakeURvpAcpiEnableLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/BoardFunc.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/BoardFuncInit.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/BoardFuncInitPreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/BoardPchInitPreMemLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/BoardSaInitPreMemLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiBoardInitPostMemLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiBoardInitPreMemLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiMultiBoardInitPostMemLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiMultiBoardInitPreMemLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiWhiskeylakeURvpDetect.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiWhiskeylakeURvpInitPostMemLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/PeiWhiskeylakeURvpInitPreMemLib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/BoardInitLib/WhiskeylakeURvpHsioPtssTables.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/DxePolicyBoardConfigLib/DxeSaPolicyBoardConfig.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPlatformHookLib/PeiPlatformHooklib.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfig.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfigPreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiPchPolicyBoardConfig.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiPchPolicyBoardConfigPreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= Library/PeiPolicyBoardConfigLib/PeiSiPolicyBoardConfig.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/BaseCpuM= ailboxLibNull/BaseCpuMailboxLibNull.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPo= licyLib/CpuPrintPolicy.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPo= licyLib/CpuPrintPolicyPreMem.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPo= licyLib/PeiCpuPolicyLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPo= licyLib/PeiCpuPolicyLibPreMem.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiDxeSm= mCpuPlatformLib/CpuPlatformLibrary.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/BaseConfigBl= ockLib/BaseConfigBlockLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/BaseSiConfig= BlockLib/BaseSiConfigBlockLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/DxeAslUpdate= Lib/DxeAslUpdateLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/DxeAslUpdate= LibNull/DxeAslUpdateLibNull.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiDxeSmmMmP= ciLib/PeiDxeSmmMmPciLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiInstallSt= allPpiLib/PeiStallPpiLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiPolicyL= ib/PeiSiPolicyLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiPolicyL= ib/PeiSiPolicyLibPreMem.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiPolicyL= ib/SiPrintPolicy.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Me/Library/PeiMePoli= cyLib/PeiMePolicyLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/BaseRese= tSystemLib/BaseResetSystemLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/BaseSmbu= sLib/BaseSmbusLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxePchPo= licyLib/DxePchPolicyLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxeReset= SystemLib/DxeResetSystemLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/DxeRunti= meResetSystemLib/DxeRuntimeResetSystemLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mBiosLockLib/BiosLockLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mGpioLib/GpioInit.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mGpioLib/GpioLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mGpioLib/GpioNames.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mGpioLib/GpioNativeLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchCycleDecodingLib/PchCycleDecodingLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchEspiLib/PchEspiLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchGbeLib/PchGbeLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchHsioLib/PchHsioLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchInfoLib/PchInfoLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchInfoLib/PchInfoLibClient.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchInfoLib/PchInfoLibCnl.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchPcieRpLib/PchPcieRpLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchPcrLib/PchPcrLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchPmcLib/PchPmcLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchSbiAccessLib/PchSbiAccessLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchSerialIoLib/PchSerialIoLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchSerialIoLib/PchSerialIoLibCnl.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPchWdtCommonLib/WdtCommon.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mPmcLib/PmcLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mSataLib/SataLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mSataLib/SataLibCdf.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSm= mSataLib/SataLibCnl.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiOcWdt= Lib/PeiOcWdtLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiOcWdt= LibNull/PeiOcWdtLibNull.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPo= licyLib/PchPreMemPrintPolicy.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPo= licyLib/PchPrintPolicy.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPo= licyLib/PeiPchPolicyLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPo= licyLib/PeiPchPolicyLibCnl.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchPo= licyLib/PeiPchPreMemPolicyLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiPchRe= setLib/PchReset.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiReset= SystemLib/PeiResetSystemLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiSpiLi= b/PchSpi.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= BaseGpioHelpersLibNull/BaseGpioHelpersLibNull.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= BasePchSpiCommonLib/SpiCommon.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= BaseSiScheduleResetLib/BaseSiScheduleResetLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= BaseSiScheduleResetLib/BaseSiScheduleResetLibCommon.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= BaseSiScheduleResetLib/BaseSiScheduleResetLibFsp.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= DxeGpioNameBufferLib/GpioNameBufferDxe.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= DxePchHdaLib/PchHdaEndpoints.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= DxePchHdaLib/PchHdaLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= DxePchHdaLib/PchHdaNhltConfig.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmGpioPrivateLib/GpioNamesCnl.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmGpioPrivateLib/GpioPrivateLibCnl.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchDmiLib/PchDmi14.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchDmiLib/PchDmi15.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchDmiLib/PchDmiLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchInitCommonLib/PchInitCommon.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibCnl.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPmcPrivateLib/PmcPrivateLibClient.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiGpioHelpersLib/PeiGpioHelpersLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= PeiGpioNameBufferLib/GpioNameBufferPei.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/= SmmPchPrivateLib/SmmPchPrivateLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFl= ashCommonLib/SpiFlashCommon.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFl= ashCommonLib/SpiFlashCommonSmmLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchA= cpi.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchC= nviAcpi.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchH= daAcpi.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchI= nit.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchI= nitDxe.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchI= nitFsp.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchS= ata.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchS= erialIo.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Dxe/PchS= erialIoDxe.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchB= iosWriteProtect.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchI= nitSmm.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchL= anSxSmm.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchP= cieSmm.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchInit/Smm/PchS= piAsync.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/IoTrap.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmiDispatch.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmCore.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmEspi.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmGpi.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmHelpers.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmPeriodicTimer.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmPowerButton.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmSw.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmSx.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchSmmUsb.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/PchSmiDispatcher= /Smm/PchxSmmHelpers.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/SmmControl/Runti= meDxe/SmmControlDriver.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Spi/Smm/PchSpi.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= DxeSaPolicyLib/DxeSaPolicyLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiSaPolicyLib/MrcOemPlatform.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiSaPolicyLib/PeiSaPolicyLib.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiSaPolicyLib/PeiSaPolicyLibSample.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiSaPolicyLib/SaPrintPolicy.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/GraphicsInit.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/IgdOpRegionInit.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/PciExpressInit.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/PcieComplex.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/SaAcpi.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/SaInit.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/SaInitDxe.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SaInit/D= xe/VTd.c create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/SmmAcces= s/Dxe/SmmAccessDriver.c create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDx= e/Dsdt/AMLUPD.asl create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDx= e/Dsdt/DSDT.ASL create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDx= e/Dsdt/HostBus.asl create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDx= e/Dsdt/PciTree.asl create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Acpi/BoardAcpiDx= e/Dsdt/Platform.asl create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Acp= iTables/Rtd3PcieTbt.asl create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/Acp= iTables/Tbt.asl create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/Ia32/PeiCoreEntry.nasm create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/FspWrapper/Libra= ry/SecFspWrapperPlatformSecLib/Ia32/Stack.nasm create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Include/Acpi/Glo= balNvs.asl create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/Library/AcpiTime= rLib/BaseAcpiTimerLib.uni create mode 100644 Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/= build_config.cfg create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/Dmar/Dmar.aslc create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/HostBus.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/Igfx.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/IgfxCommon.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/IgfxDsm.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/IgfxOpGbda.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/IgfxOpRn.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/IgfxOpSbcb.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/Ipu.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/Sa.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/SaNvs.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/AcpiTabl= es/SaSsdt/SaSsdt.asl create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiSaPolicyLib/Ia32/MrcOemPlatform.S create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiSaPolicyLib/Ia32/MrcOemPlatform.asm create mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/SystemAgent/Library/= PeiSaPolicyLib/Ia32/MrcOemPlatform.nasm --=20 2.16.2.windows.1