public inbox for devel@edk2.groups.io
 help / color / mirror / Atom feed
From: Scott Telford <stelford@cadence.com>
To: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Cc: "edk2-devel@lists.01.org" <edk2-devel@ml01.01.org>,
	Leif Lindholm <leif.lindholm@linaro.org>,
	Graeme Gregory <graeme.gregory@linaro.org>,
	"afish@apple.com" <afish@apple.com>,
	"Kinney, Michael D" <michael.d.kinney@intel.com>
Subject: Re: [staging/cadence-aarch64 PATCH v2 5/6] CadencePkg: Add ACPI tables for Cadence CSP platform.
Date: Thu, 22 Jun 2017 09:26:20 +0000	[thread overview]
Message-ID: <BN6PR07MB3154EB3FED3A07CA4ED40BE3CFDB0@BN6PR07MB3154.namprd07.prod.outlook.com> (raw)
In-Reply-To: <CAKv+Gu_hvQ71nLCiwJCS_9KixNkjZqitWrQoOhJXQLHX00-6Qg@mail.gmail.com>

> -----Original Message-----
> From: Ard Biesheuvel [mailto:ard.biesheuvel@linaro.org]
> Sent: 05 June 2017 16:40
> To: Scott Telford <stelford@cadence.com>
> Cc: edk2-devel@lists.01.org <edk2-devel@ml01.01.org>; Leif Lindholm
> <leif.lindholm@linaro.org>; Graeme Gregory <graeme.gregory@linaro.org>;
> afish@apple.com; Kinney, Michael D <michael.d.kinney@intel.com>
> Subject: Re: [staging/cadence-aarch64 PATCH v2 5/6] CadencePkg: Add ACPI
> tables for Cadence CSP platform.
> 

> 
> > +    Device (LNKA)
> > +    {
> > +      Name (_HID, Eisaid ("PNP0C0F"))
> > +      Name (_UID, 1)
> > +      Name(_PRS, ResourceTemplate(){
> > +        Interrupt(ResourceProducer, Level, ActiveHigh, Exclusive, , ,) { 46 }
> > +      })
> > +      Method(_DIS) {}
> > +      Method(_CRS) { Return (_PRS) }
> > +      Method(_SRS, 1) {}
> > +    }
> > +    Device (LNKB)
> > +    {
> > +      Name (_HID, Eisaid ("PNP0C0F"))
> > +      Name (_UID, 1)
> > +      Name(_PRS, ResourceTemplate(){
> > +        Interrupt(ResourceProducer, Level, ActiveHigh, Exclusive, , ,) { 46 }
> > +      })
> > +      Method(_DIS) {}
> > +      Method(_CRS) { Return (_PRS) }
> > +      Method(_SRS, 1) {}
> > +    }
> > +    Device (LNKC)
> > +    {
> > +      Name (_HID, Eisaid ("PNP0C0F"))
> > +      Name (_UID, 1)
> > +      Name(_PRS, ResourceTemplate(){
> > +        Interrupt(ResourceProducer, Level, ActiveHigh, Exclusive, , ,) { 46 }
> > +      })
> > +      Method(_DIS) {}
> > +      Method(_CRS) { Return (_PRS) }
> > +      Method(_SRS, 1) {}
> > +    }
> > +    Device (LNKD)
> > +    {
> > +      Name (_HID, Eisaid ("PNP0C0F"))
> > +      Name (_UID, 1)
> > +      Name(_PRS, ResourceTemplate(){
> > +        Interrupt(ResourceProducer, Level, ActiveHigh, Exclusive, , ,) { 46 }
> > +      })
> > +      Method(_DIS) {}
> > +      Method(_CRS) { Return (_PRS) }
> > +      Method(_SRS, 1) {}
> > +    }
> > +
> 
> This looks like a very complicated way (combined with the _PRT below)
> to route all legacy interrupts to GSIV 46. You can fold this into _PRT
> instead AFAIK

This is actually very similar to the example code in section 6.2.13.1 of the ACPI 6.0 spec.

Regards,
Scott.


  parent reply	other threads:[~2017-06-22  9:24 UTC|newest]

Thread overview: 26+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-06-05 10:50 [staging/cadence-aarch64 PATCH v2 0/6] CadencePkg: Add package for Cadence hardware IP support Scott Telford
2017-06-05 10:50 ` [staging/cadence-aarch64 PATCH v2 1/6] CadencePkg: Add libraries for Cadence CSP platform Scott Telford
2017-06-05 15:12   ` Ard Biesheuvel
2017-06-05 17:19     ` Leif Lindholm
2017-06-22  9:24     ` Scott Telford
2017-06-05 17:11   ` Leif Lindholm
2017-06-22  9:24     ` Scott Telford
2017-06-05 10:50 ` [staging/cadence-aarch64 PATCH v2 2/6] CadencePkg: Add library for Cadence UART Scott Telford
2017-06-06 10:00   ` Leif Lindholm
2017-06-05 10:50 ` [staging/cadence-aarch64 PATCH v2 3/6] CadencePkg: Add PCI host bridge library for Cadence PCIe Root Complex Scott Telford
2017-06-05 15:25   ` Ard Biesheuvel
2017-06-22  9:24     ` Scott Telford
2017-06-05 17:08   ` Leif Lindholm
2017-06-05 10:50 ` [staging/cadence-aarch64 PATCH v2 4/6] CadencePkg: Add SEC phase implementation for Cadence CSP platform Scott Telford
2017-06-06 10:52   ` Leif Lindholm
2017-06-22  9:24     ` Scott Telford
2017-06-05 10:50 ` [staging/cadence-aarch64 PATCH v2 5/6] CadencePkg: Add ACPI tables " Scott Telford
2017-06-05 15:40   ` Ard Biesheuvel
2017-06-06 11:11     ` Leif Lindholm
2017-06-22  9:25       ` Scott Telford
2017-06-22  9:26     ` Scott Telford [this message]
2017-06-05 10:50 ` [staging/cadence-aarch64 PATCH v2 6/6] CadencePkg: Add .dsc, .fdf and .dec files " Scott Telford
2017-06-06 11:37   ` Leif Lindholm
2017-06-22  9:26     ` Scott Telford
2017-06-29 16:15       ` Leif Lindholm
2017-07-19 16:06         ` Scott Telford

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-list from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=BN6PR07MB3154EB3FED3A07CA4ED40BE3CFDB0@BN6PR07MB3154.namprd07.prod.outlook.com \
    --to=devel@edk2.groups.io \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox