From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga17.intel.com (mga17.intel.com [192.55.52.151]) by mx.groups.io with SMTP id smtpd.web11.2296.1626312616854179456 for ; Wed, 14 Jul 2021 18:30:17 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=My6DSYhH; spf=pass (domain: intel.com, ip: 192.55.52.151, mailfrom: nathaniel.l.desimone@intel.com) X-IronPort-AV: E=McAfee;i="6200,9189,10045"; a="190829831" X-IronPort-AV: E=Sophos;i="5.84,240,1620716400"; d="scan'208";a="190829831" Received: from fmsmga006.fm.intel.com ([10.253.24.20]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Jul 2021 18:30:16 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.84,240,1620716400"; d="scan'208";a="651448150" Received: from fmsmsx604.amr.corp.intel.com ([10.18.126.84]) by fmsmga006.fm.intel.com with ESMTP; 14 Jul 2021 18:30:16 -0700 Received: from fmsmsx608.amr.corp.intel.com (10.18.126.88) by fmsmsx604.amr.corp.intel.com (10.18.126.84) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.10; Wed, 14 Jul 2021 18:30:15 -0700 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx608.amr.corp.intel.com (10.18.126.88) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.10 via Frontend Transport; Wed, 14 Jul 2021 18:30:15 -0700 Received: from NAM04-BN8-obe.outbound.protection.outlook.com (104.47.74.41) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2242.10; Wed, 14 Jul 2021 18:30:15 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GqTvIdGhApMBweF0Vt15Nl1yzrGSZsccTcQzYVarqN35GmFcqVrMKkA03fVZDfftiUcMwltu7exVhN2C4mk/BH0nFl/FHSN+ceroRkMZV9xXNJuMJb7KsYsYef2J8xgmIwCgihImcHoVV44ALYkWb/308t39JNqnr35N8y3ppMJT844d97c/C57cLPwjDD/biEqvVIvrmUzohvsnKK+AJ4IVTyZgfsJwyz5x2g0eDddk9BJWTR3aLe6+IILLIzXvCA9emLghiTC8/i8+J2ZeskvGyZCXXrOTLdp3vcZWVEF8pEGplE3b2Lt+tb1FKFF+6lSze6JdQjZzuRHvZK61hA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Fcsy84CcifMhrtNcHAm5dOC0I0AmQXhLpGFGmqZJqk0=; b=c5tIYOzeXwT2gJ8kwVb5WbyGxGOoqURzs5+lV8xEfQ/QRaxWsRD1jvXUjOGJc2PueavNOL/KdkuqeQ/sKxyHsQOl7BtJt2q+1REV2QOfnWvL7ytE2HAOrLLJ77ccDIR6GLjrvume2oNmf88hAlVG/S1NkbgtTEQv671EdReu1bCmVKE//q/823uzHom3qh4gYAAjRNSyhb9LZQ75fcWunQvrtT2QvmHPasl1RmBxvNY6Lt7J2W/dqewJQ3RItk6RlKdOVTPXltxg+IwLMZj4JAtyRbTSt2z8nkx8kpHfYlWGEHv3jYRr4BZupbQoFzNovgZJzi9cefDGAGdKfq1LhA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Fcsy84CcifMhrtNcHAm5dOC0I0AmQXhLpGFGmqZJqk0=; b=My6DSYhHbo6lWCsAD/ZeNZnLGZGaNivMsOSgQ8LSRO4HgCWXOAmS2JY5utMCJeZ90Y9m2my6avB2V+9c5rKzZnf4tjtOc2hkOx0imN49CDsitiSdlNhcref6nlHgxXlB2F4gs3bSz2ErD+jrG6WIcj+Z3TtcUC/ViTwurhT6nq4= Received: from BN6PR1101MB2147.namprd11.prod.outlook.com (2603:10b6:405:57::23) by BN6PR1101MB2148.namprd11.prod.outlook.com (2603:10b6:405:52::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.21; Thu, 15 Jul 2021 01:30:07 +0000 Received: from BN6PR1101MB2147.namprd11.prod.outlook.com ([fe80::e181:ce91:78af:ee35]) by BN6PR1101MB2147.namprd11.prod.outlook.com ([fe80::e181:ce91:78af:ee35%12]) with mapi id 15.20.4308.027; Thu, 15 Jul 2021 01:30:07 +0000 From: "Nate DeSimone" To: "devel@edk2.groups.io" , "Desimone, Nathaniel L" CC: "Oram, Isaac W" , "Abbas, Mohamed" , "Chiu, Chasel" , "Kinney, Michael D" , Liming Gao , "Dong, Eric" , "Michael Kubacki" Subject: Re: [edk2-devel] [edk2-platforms] [PATCH V1 00/17] Add IceLake-SP and CooperLake Support to MinPlatform Thread-Topic: [edk2-devel] [edk2-platforms] [PATCH V1 00/17] Add IceLake-SP and CooperLake Support to MinPlatform Thread-Index: AQHXd4BN0McjJHE5OE22rR6yVY7O5atDQqlQ Date: Thu, 15 Jul 2021 01:30:07 +0000 Message-ID: References: <169132E7376CBDA7.21709@groups.io> In-Reply-To: <169132E7376CBDA7.21709@groups.io> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-reaction: no-action dlp-version: 11.5.1.3 dlp-product: dlpe-windows authentication-results: edk2.groups.io; dkim=none (message not signed) header.d=none;edk2.groups.io; dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: c0b30ba0-6abc-4e52-282f-08d94730146f x-ms-traffictypediagnostic: BN6PR1101MB2148: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:7691; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: ePSypNg3DaetI3zGcUjOcLbCg4R+BhQy7FLWGqOupgZeYp31SpNsrFrPDHujBGCVcCRPnB6DQZV5EsTfN9ImFLYC5FtFn5G/Y+z0iCz5CO71iNUhdO5Gir2sV3bSARBAdHD0+LoCTXsGmNytQyen/Rl02yh7nxbFOo7WvLz+mvhRj5etk9KgFJvWB+dB7EG39qvoSsrvTPG36uYz46ps9kZM2c/QeY5fozZpar63FBWq/H6F6oHaQ2vLmQOUeTJ/dsRVZZDk4pKepBgql3eJP/D4Z+enhzqn7BkXtlfZDCJILlnxGOFCQjmJOlrfQ5j9xa5YGeJmYu2hIsmaxIZFOObKTZvlEORmtBq5E3yAdLzW0NccrghEbYIry/j12/ixhUZg+TAKZ8zHfk5Nylbt0pe3LwXrNONLbbXg3C6vWak3XM0YYrWFAyA4xR4vp2YySgLu2VPWLqESqYXDGp/YqQjxcGoyTQYLjZDO47nIJEYnfpf8RG9MsFFPHPdSLTB1fYKnCcQE7GLC4oGE9HtSuA+4bd7bUMnDgB5ITL94dpOuZTNvu1ESpvEa5nzgFecmmSGC3Au/WPR0wcew1aYUuy683g01PHEpG08GM82QO+lyXl4vtI1IyxAK5ow1m4LErMSaXiz3DZ70D4E5xV5GrLhXTnZIzymxDCrsTgOTPLU0HqJu71ppLCUfZ/VKIE4BC/cg9I5CmoQY1BDZJ3PY+czEAcMfr+AmsOVdlLV8YY73QR4/cyLSrRr2zN2yG58K/vH0nCi674jmTIPXHwGZsW4lPyxC4BBYuZ+nUQkt3rNSQQn79/0Xm1V/L+BDAWt8r0LQXJKn/zFAl2amB9hH8g== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BN6PR1101MB2147.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(4636009)(396003)(366004)(39860400002)(376002)(346002)(136003)(966005)(30864003)(5660300002)(71200400001)(4326008)(110136005)(8936002)(2906002)(33656002)(38100700002)(122000001)(316002)(83380400001)(7696005)(53546011)(6506007)(19627235002)(26005)(52536014)(9686003)(66946007)(66476007)(64756008)(8676002)(54906003)(66556008)(66446008)(478600001)(55016002)(186003)(76116006)(86362001)(38070700004)(579004)(559001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?4nMfsUzjJJrRXyU+Z1LYQvMDz38+QW7ro0YgZC1thxtxn9pO5xqdQnetWTmn?= =?us-ascii?Q?cQhgQDMCGohkQbnz8pX/+mfmJCpvb8Rwg0vQt9sMcozDTMy5SR70xm0XFsZW?= =?us-ascii?Q?MrLgPI+KIAo4/dEo0J9rf2XIp4b/KVy2dJ01sRrI1xANdVQEWN0x/k6BJmBH?= =?us-ascii?Q?3EaIXimNleVr9Zt5yXygrwubPqPHsDnLIlu2PDBGj+nz1BxDFUbrYmEBgmsa?= =?us-ascii?Q?bfhPn6lYh+p14rBVhkLkLqu8RZYmdCab7LQ6SWLiVBwPQ4Nl02c/mFD6pPh6?= =?us-ascii?Q?2teuNxk/s9OYSU4pGl3/jYdEp2LHsRhQPy/mXMf4WmAuP8KJJ7Oj+fkeOxlj?= =?us-ascii?Q?8eVVNSRhnVD5OgYNeDblLem6cd6NBm6h8R20EM8/UOLz1zSoq94fJ3QDKzFN?= =?us-ascii?Q?aAU9VS7co04klIIREjPbc0drW6YgXvhPS2xAse2aEuMs0xTaxTGIppB0c9rT?= =?us-ascii?Q?sXyUixWBr+u/cLZFxmZf6SJkK0Fm6n3iJqS0nWkI4lQSd155qwWxaHiyJ6VF?= =?us-ascii?Q?7uPvKPEpI2Ie4cI6CXLGWwzd8oN65UPaPIVLQXolhuhof+kpt8a2zyPZYMtw?= =?us-ascii?Q?oX8zGSkbMyqoTYUjAfd0pDFh5bPRJF7GxSSee9AOJr2LidK0MzzsTQ0cpdOW?= =?us-ascii?Q?7QyuxSjwE5d1cYtKDAYnyvVifFTLxXBcb2X+rKwsoKn7sBw4mJQOtIG5hLOH?= =?us-ascii?Q?ey4ntQd1StClPHjcmH6R3LrH4fPWNonQrKGIyN221A3vF4Pk/TJxWIjU9ye6?= =?us-ascii?Q?250mwDspNeI4xOwE+UJ5Q3ZktVylL+2qj4nzJATxvvF9p92x8VexU+WwGkhd?= =?us-ascii?Q?mejJZTijCud6pJZhWU7wiletOOuqW1c46XRN5d4FwbqN5TbYY5p0QdRynrZx?= =?us-ascii?Q?MoVZTaI3iM3rO/GzPUafGEZ0aD0mnRfxZWT/30pdKkW1idDkemLP/dLtD8DK?= =?us-ascii?Q?a1KsjgzhGcG2PWcp17PRmsWL/AGwDktbQ20o8b6zS6OF7Uq3ZPvRkjKQJ+Ya?= =?us-ascii?Q?0WS35dpHfvPU6r52BdaRWsqfOMZ2P4jajrVPyB9keaZ+tSKd5bf6g4/lVCsV?= =?us-ascii?Q?zw1YCqEzbmGqbuYLIpIcTq5DwrnYTApf6lgHoyOZ3syBrxrr+bi9+GXqF8X/?= =?us-ascii?Q?S8yNxPE0qYBtl/34mxG1mqJwUWzpzJRCuW8HTbWuTTwz0e3UGHaSjP/cJ2FH?= =?us-ascii?Q?hr/YrPaUFzAlonAvDDWIVH95Nl8DfYMSCgZIC6KzQNmDkdLEtaFgY6AbtgLF?= =?us-ascii?Q?xK7bFcUMmv5IxCttsmrz3X6Ktj1ryByTqTId1KUFO9vCMiWqr92TQvb5o5Tp?= =?us-ascii?Q?OdOsOrnoBxCCJteRri2DSwWP?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BN6PR1101MB2147.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: c0b30ba0-6abc-4e52-282f-08d94730146f X-MS-Exchange-CrossTenant-originalarrivaltime: 15 Jul 2021 01:30:07.5407 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: ujhJzl5S1xGidbCmzlVo4BJrkuwnDhnLiGK9ZSMR3+wF+KPlptrl7ycbeoM0+35/TjwmoQ/OFFvXu+vIRMJNpiSxP1orWMkf2nhqexsyEMc= X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN6PR1101MB2148 Return-Path: nathaniel.l.desimone@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable The series has been pushed as b313d285~..e235a2ee -----Original Message----- From: devel@edk2.groups.io On Behalf Of Nate DeSimo= ne Sent: Monday, July 12, 2021 5:41 PM To: devel@edk2.groups.io Cc: Oram, Isaac W ; Abbas, Mohamed ; Chiu, Chasel ; Kinney, Michael D ; Liming Gao ; Dong, Eric ; Michael Kubacki Subject: [edk2-devel] [edk2-platforms] [PATCH V1 00/17] Add IceLake-SP and= CooperLake Support to MinPlatform This patch series adds WhitleyOpenBoardPkg and WhitleySiliconPkg to edk2-platforms. These platforms along with the corresponding FSP and microcode binaries support the 3rd Generation Xeon Scalable processors formerly known as IceLake-SP and CooperLake. There are still some issues to be worked out. WhitleySiliconPkg has multiple DEC files that need to be mered together. And the WhitleyOpenBoardPkg DSC files need to be adjusted to conform to the MinPlatform *OpenBoardPkg guidelines. Additionally, there are non-standard build flags that replicate functionality provided by already existing FixedAtBuild PCDs. For example, FSP_MODE instead of PcdFspModeSelection. These issues will be addressed in future patch series. Signed-off-by: Nate DeSimone Co-authored-by: Isaac Oram Co-authored-by: Mohamed Abbas Cc: Chasel Chiu Cc: Michael D Kinney Cc: Isaac Oram Cc: Mohamed Abbas Cc: Liming Gao Cc: Eric Dong Cc: Michael Kubacki Nate DeSimone (17): WhitleySiliconPkg: Add DEC and DSC files WhitleySiliconPkg: Add Includes and Libraries WhitleySiliconPkg: Add Cpu Includes WhitleySiliconPkg: Add Me Includes WhitleySiliconPkg: Add PCH Register Includes WhitleySiliconPkg: Add PCH Includes WhitleySiliconPkg: Add PCH Libraries WhitleySiliconPkg: Add Security Includes WhitleySiliconPkg: Add SiliconPolicyInit WhitleyOpenBoardPkg: Add Includes and Libraries WhitleyOpenBoardPkg: Add Platform Modules WhitleyOpenBoardPkg: Add Feature Modules WhitleyOpenBoardPkg: Add UBA Modules WhitleyOpenBoardPkg: Add build scripts and package metadata Platform/Intel: Add WhitleyOpenBoardPkg to build_bios.py Readme.md: Add WhitleyOpenBoardPkg Maintainers.txt: Add WhitleyOpenBoardPkg and WhitleySiliconPkg Maintainers.txt | 12 + Platform/Intel/Readme.md | 14 + .../WhitleyOpenBoardPkg/BiosInfo/BiosInfo.c | 104 + .../WhitleyOpenBoardPkg/BiosInfo/BiosInfo.h | 67 + .../WhitleyOpenBoardPkg/BiosInfo/BiosInfo.inf | 70 + .../CooperCityRvp/build_board.py | 111 + .../CooperCityRvp/build_config.cfg | 36 + .../Dxe/PlatformCpuPolicy/PlatformCpuPolicy.c | 704 ++ .../PlatformCpuPolicy/PlatformCpuPolicy.inf | 81 + .../WhitleyOpenBoardPkg/DynamicExPcd.dsc | 19 + .../Pci/Dxe/PciHostBridge/PciHostBridge.c | 1634 ++++ .../Pci/Dxe/PciHostBridge/PciHostBridge.h | 300 + .../Pci/Dxe/PciHostBridge/PciHostBridge.inf | 69 + .../Dxe/PciHostBridge/PciHostBridgeSupport.c | 127 + .../Pci/Dxe/PciHostBridge/PciHostResource.h | 62 + .../Pci/Dxe/PciHostBridge/PciRebalance.c | 1356 +++ .../Pci/Dxe/PciHostBridge/PciRebalance.h | 158 + .../Pci/Dxe/PciHostBridge/PciRebalanceIo.c | 218 + .../Dxe/PciHostBridge/PciRebalanceMmio32.c | 163 + .../Dxe/PciHostBridge/PciRebalanceMmio64.c | 204 + .../Pci/Dxe/PciHostBridge/PciRootBridge.h | 573 ++ .../Pci/Dxe/PciHostBridge/PciRootBridgeIo.c | 1664 ++++ .../Dxe/PciPlatform/PciIovPlatformPolicy.c | 99 + .../Dxe/PciPlatform/PciIovPlatformPolicy.h | 53 + .../Pci/Dxe/PciPlatform/PciPlatform.c | 541 ++ .../Pci/Dxe/PciPlatform/PciPlatform.h | 209 + .../Pci/Dxe/PciPlatform/PciPlatform.inf | 87 + .../Pci/Dxe/PciPlatform/PciPlatformHooks.c | 939 ++ .../Pci/Dxe/PciPlatform/PciPlatformHooks.h | 31 + .../Pci/Dxe/PciPlatform/PciSupportLib.c | 108 + .../Pci/Dxe/PciPlatform/PciSupportLib.h | 46 + .../Pei/PlatformVariableInitPei.c | 274 + .../Pei/PlatformVariableInitPei.h | 41 + .../Pei/PlatformVariableInitPei.inf | 58 + .../WhitleyOpenBoardPkg/FspFlashOffsets.fdf | 21 + .../Include/Dsc/CoreDxeInclude.dsc | 135 + ...blePerformanceMonitoringInfrastructure.dsc | 40 + .../Include/Dsc/EnableRichDebugMessages.dsc | 50 + .../Include/Fdf/CommonNvStorageFtwWorking.fdf | 20 + .../Include/Fdf/CommonSpiFvHeaderInfo.fdf | 24 + ...anceMonitoringInfrastructurePostMemory.fdf | 14 + ...manceMonitoringInfrastructurePreMemory.fdf | 11 + .../Include/Fdf/NvStorage512K.fdf | 46 + .../Include/GpioInitData.h | 26 + .../Include/Guid/PlatformVariableCommon.h | 33 + .../Include/Guid/SetupVariable.h | 720 ++ .../Include/Guid/UbaCfgHob.h | 74 + .../WhitleyOpenBoardPkg/Include/IoApic.h | 23 + .../Include/Library/MultiPlatSupportLib.h | 67 + .../Include/Library/PeiPlatformHooklib.h | 17 + .../Include/Library/PlatformClocksLib.h | 87 + .../Include/Library/PlatformOpromPolicyLib.h | 83 + .../Library/PlatformSetupVariableSyncLib.h | 60 + .../Include/Library/PlatformVariableHookLib.h | 47 + .../Include/Library/ReadFfsLib.h | 58 + .../Include/Library/SetupLib.h | 134 + .../Include/Library/UbaAcpiUpdateLib.h | 38 + .../Include/Library/UbaBoardSioInfoLib.h | 47 + .../Include/Library/UbaClkGenUpdateLib.h | 49 + .../Include/Library/UbaClocksConfigLib.h | 51 + .../Include/Library/UbaGpioInitLib.h | 26 + .../Include/Library/UbaGpioPlatformConfig.h | 259 + .../Include/Library/UbaGpioUpdateLib.h | 51 + .../Library/UbaHsioPtssTableConfigLib.h | 52 + .../Include/Library/UbaIioConfigLib.h | 227 + .../Library/UbaIioPortBifurcationInitLib.h | 47 + .../Include/Library/UbaOpromUpdateLib.h | 115 + .../Include/Library/UbaPcdUpdateLib.h | 44 + .../Include/Library/UbaPchEarlyUpdateLib.h | 63 + .../Library/UbaPcieBifurcationUpdateLib.h | 130 + .../Include/Library/UbaPlatLib.h | 25 + .../Include/Library/UbaSlotUpdateLib.h | 124 + .../Include/Library/UbaSoftStrapUpdateLib.h | 57 + .../Include/Library/UbaSystemBoardInfoLib.h | 36 + .../Library/UbaSystemConfigUpdateLib.h | 42 + .../Include/Library/UbaUsbOcUpdateLib.h | 51 + .../Include/OnboardNicStructs.h | 98 + .../Include/PchSetupVariable.h | 10 + .../Include/PchSetupVariableLbg.h | 372 + .../WhitleyOpenBoardPkg/Include/PlatDevData.h | 183 + .../Include/PlatPirqData.h | 36 + .../Include/Ppi/ExReportStatusCodeHandler.h | 38 + .../Include/Ppi/SmbusPolicy.h | 29 + .../Include/Ppi/UbaCfgDb.h | 144 + .../Include/Protocol/LegacyBios.h | 1550 +++ .../Include/Protocol/LegacyBiosPlatform.h | 752 ++ .../Include/Protocol/PciIovPlatform.h | 72 + .../Include/Protocol/PlatformType.h | 48 + .../Include/Protocol/UbaCfgDb.h | 114 + .../Include/Protocol/UbaDevsUpdateProtocol.h | 86 + .../Include/Protocol/UbaMakerProtocol.h | 22 + .../WhitleyOpenBoardPkg/Include/SetupTable.h | 25 + .../WhitleyOpenBoardPkg/Include/SioRegs.h | 251 + .../WhitleyOpenBoardPkg/Include/SystemBoard.h | 75 + .../WhitleyOpenBoardPkg/Include/UbaKti.h | 29 + .../BoardAcpiLib/DxeBoardAcpiTableLib.c | 37 + .../BoardAcpiLib/DxeBoardAcpiTableLib.inf | 44 + .../BoardAcpiLib/DxeMtOlympusAcpiTableLib.c | 54 + .../BoardAcpiLib/SmmBoardAcpiEnableLib.c | 51 + .../BoardAcpiLib/SmmBoardAcpiEnableLib.inf | 48 + .../BoardAcpiLib/SmmSiliconAcpiEnableLib.c | 138 + .../Library/BoardInitLib/BoardInitDxeLib.c | 299 + .../Library/BoardInitLib/BoardInitDxeLib.inf | 72 + .../Library/BoardInitLib/BoardInitDxeLib.uni | 29 + .../Library/BoardInitLib/BoardInitPreMemLib.c | 450 + .../BoardInitLib/BoardInitPreMemLib.inf | 66 + .../MultiPlatSupportLib/MultiPlatSupport.h | 48 + .../MultiPlatSupportLib/MultiPlatSupportLib.c | 255 + .../MultiPlatSupportLib.inf | 49 + .../FspWrapperHobProcessLib.c | 722 ++ .../PeiFspWrapperHobProcessLib.inf | 99 + .../PeiPlatformHookLib/PeiPlatformHooklib.c | 43 + .../PeiPlatformHookLib/PeiPlatformHooklib.inf | 34 + .../Library/PeiReportFvLib/PeiReportFvLib.c | 270 + .../Library/PeiReportFvLib/PeiReportFvLib.inf | 65 + .../PeiUbaGpioPlatformConfigLib.c | 518 + .../Library/PeiUbaPlatLib/PeiUbaPlatLib.inf | 60 + .../PeiUbaPlatLib/PeiUbaUsbOcUpdateLib.c | 61 + .../PeiUbaPlatLib/UbaBoardSioInfoLib.c | 54 + .../PeiUbaPlatLib/UbaClkGenUpdateLib.c | 134 + .../PeiUbaPlatLib/UbaClocksConfigLib.c | 59 + .../Library/PeiUbaPlatLib/UbaGpioUpdateLib.c | 68 + .../PeiUbaPlatLib/UbaHsioPtssTableConfigLib.c | 58 + .../PeiUbaPlatLib/UbaIioConfigLibPei.c | 219 + .../UbaIioPortBifurcationInitLib.c | 55 + .../Library/PeiUbaPlatLib/UbaPcdUpdateLib.c | 69 + .../PeiUbaPlatLib/UbaPchEarlyUpdateLib.c | 108 + .../PeiUbaPlatLib/UbaPchPcieBifurcationLib.c | 57 + .../PeiUbaPlatLib/UbaSlotUpdateLibPei.c | 156 + .../PeiUbaPlatLib/UbaSoftStrapUpdateLib.c | 95 + .../PlatformClocksLib/Pei/PlatformClocksLib.c | 347 + .../Pei/PlatformClocksLib.inf | 40 + .../PlatformCmosAccessLib.c | 73 + .../PlatformCmosAccessLib.inf | 45 + .../Library/PlatformHooksLib/PlatformHooks.c | 203 + .../PlatformHooksLib/PlatformHooksLib.inf | 28 + .../PlatformOpromPolicyLibNull.c | 88 + .../PlatformOpromPolicyLibNull.inf | 29 + .../PlatformSetupVariableSyncLibNull.c | 81 + .../PlatformSetupVariableSyncLibNull.inf | 28 + .../PlatformVariableHookLibNull.c | 55 + .../PlatformVariableHookLibNull.inf | 24 + .../Library/ReadFfsLib/ReadFfsLib.c | 446 + .../Library/ReadFfsLib/ReadFfsLib.inf | 34 + .../Library/SerialPortLib/Ns16550.h | 46 + .../Library/SerialPortLib/SerialPortLib.c | 1023 ++ .../Library/SerialPortLib/SerialPortLib.inf | 55 + .../Library/SetCacheMtrrLib/SetCacheMtrrLib.c | 867 ++ .../SetCacheMtrrLib/SetCacheMtrrLib.inf | 55 + .../PchPolicyUpdateUsb.c | 152 + .../SiliconPolicyUpdateLib.c | 778 ++ .../SiliconPolicyUpdateLib.inf | 64 + .../SiliconPolicyUpdateLibFsp.c | 770 ++ .../SiliconPolicyUpdateLibFsp.inf | 68 + .../SmmSpiFlashCommonLib.inf | 57 + .../SmmSpiFlashCommonLib/SpiFlashCommon.c | 237 + .../SpiFlashCommonSmmLib.c | 55 + .../DxeTcg2PhysicalPresenceLib.c | 41 + .../DxeTcg2PhysicalPresenceLib.inf | 29 + .../Library/UbaGpioInitLib/UbaGpioInitLib.c | 145 + .../Library/UbaGpioInitLib/UbaGpioInitLib.inf | 46 + .../Dxe/PlatformType/PlatformType.inf | 58 + .../Platform/Dxe/PlatformType/PlatformTypes.c | 364 + .../Platform/Dxe/PlatformType/PlatformTypes.h | 58 + .../Platform/Dxe/S3NvramSave/S3NvramSave.c | 157 + .../Platform/Dxe/S3NvramSave/S3NvramSave.h | 40 + .../Platform/Dxe/S3NvramSave/S3NvramSave.inf | 52 + .../Platform/Pei/DummyPchSpi/DummyPchSpi.inf | 43 + .../Platform/Pei/DummyPchSpi/PchSpi.c | 383 + .../EmulationPlatformInit.c | 124 + .../EmulationPlatformInit.inf | 46 + .../Platform/Pei/PlatformInfo/PlatformInfo.c | 761 ++ .../Platform/Pei/PlatformInfo/PlatformInfo.h | 89 + .../Pei/PlatformInfo/PlatformInfo.inf | 63 + .../Intel/WhitleyOpenBoardPkg/PlatformPkg.dec | 781 ++ .../Intel/WhitleyOpenBoardPkg/PlatformPkg.dsc | 931 ++ .../Intel/WhitleyOpenBoardPkg/PlatformPkg.fdf | 827 ++ .../WhitleyOpenBoardPkg/PlatformPkgConfig.dsc | 45 + .../WhitleyOpenBoardPkg/StructurePcd.dsc | 8553 +++++++++++++++++ .../WhitleyOpenBoardPkg/StructurePcdCpx.dsc | 3796 ++++++++ .../Uba/BoardInit/Dxe/BoardInitDxe.c | 87 + .../Uba/BoardInit/Dxe/BoardInitDxe.h | 30 + .../Uba/BoardInit/Dxe/BoardInitDxe.inf | 70 + .../Uba/BoardInit/Pei/BoardInitPei.c | 48 + .../Uba/BoardInit/Pei/BoardInitPei.h | 20 + .../Uba/BoardInit/Pei/BoardInitPei.inf | 55 + .../Uba/CfgDb/Dxe/CfgDbDxe.c | 518 + .../Uba/CfgDb/Dxe/CfgDbDxe.h | 32 + .../Uba/CfgDb/Dxe/CfgDbDxe.inf | 54 + .../Uba/CfgDb/Pei/CfgDbPei.c | 803 ++ .../Uba/CfgDb/Pei/CfgDbPei.h | 33 + .../Uba/CfgDb/Pei/CfgDbPei.inf | 54 + .../WhitleyOpenBoardPkg/Uba/UbaCommon.dsc | 29 + .../WhitleyOpenBoardPkg/Uba/UbaDxeCommon.fdf | 16 + .../Uba/UbaDxeRpBoards.fdf | 22 + .../SystemBoardInfoDxe/SystemBoardInfoDxe.c | 206 + .../SystemBoardInfoDxe/SystemBoardInfoDxe.h | 33 + .../SystemBoardInfoDxe/SystemBoardInfoDxe.inf | 45 + .../SystemConfigUpdateDxe.c | 94 + .../SystemConfigUpdateDxe.h | 30 + .../SystemConfigUpdateDxe.inf | 48 + .../Uba/UbaMain/Common/Pei/BoardInfo.c | 69 + .../Uba/UbaMain/Common/Pei/Clockgen.c | 27 + .../Uba/UbaMain/Common/Pei/ClocksConfig.c | 177 + .../UbaMain/Common/Pei/GpioPlatformConfig.c | 166 + .../UbaMain/Common/Pei/HsioPtssTableConfig.c | 460 + .../Common/Pei/IioBifurcationSlotTable.h | 156 + .../UbaMain/Common/Pei/IioPortBifurcation.c | 913 ++ .../Common/Pei/IioPortBifurcationVer1.c | 1356 +++ .../UbaMain/Common/Pei/PchHsioPtssTables.h | 51 + .../Common/Pei/PchLbgHsioPtssTablesBx.c | 44 + .../Common/Pei/PchLbgHsioPtssTablesBx.h | 18 + .../Common/Pei/PchLbgHsioPtssTablesBx_Ext.c | 44 + .../Common/Pei/PchLbgHsioPtssTablesBx_Ext.h | 20 + .../Common/Pei/PchLbgHsioPtssTablesSx.c | 27 + .../Common/Pei/PchLbgHsioPtssTablesSx.h | 21 + .../Common/Pei/PchLbgHsioPtssTablesSx_Ext.c | 44 + .../Common/Pei/PchLbgHsioPtssTablesSx_Ext.h | 21 + .../Common/Pei/PeiCommonBoardInitLib.c | 75 + .../Common/Pei/PeiCommonBoardInitLib.h | 55 + .../Common/Pei/PeiCommonBoardInitLib.inf | 76 + .../Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.c | 107 + .../Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.h | 161 + .../Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.inf | 48 + .../Dxe/SlotDataUpdateDxe/SlotDataUpdateDxe.c | 108 + .../Dxe/SlotDataUpdateDxe/SlotDataUpdateDxe.h | 57 + .../SlotDataUpdateDxe/SlotDataUpdateDxe.inf | 48 + .../Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.c | 124 + .../Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.h | 27 + .../Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.inf | 44 + .../TypeCooperCityRP/Pei/AcpiTablePcds.c | 51 + .../UbaMain/TypeCooperCityRP/Pei/GpioTable.c | 297 + .../TypeCooperCityRP/Pei/IioBifurInit.c | 393 + .../UbaMain/TypeCooperCityRP/Pei/KtiEparam.c | 241 + .../UbaMain/TypeCooperCityRP/Pei/PcdData.c | 259 + .../TypeCooperCityRP/Pei/PchEarlyUpdate.c | 81 + .../TypeCooperCityRP/Pei/PeiBoardInit.h | 96 + .../TypeCooperCityRP/Pei/PeiBoardInitLib.c | 224 + .../TypeCooperCityRP/Pei/PeiBoardInitLib.inf | 163 + .../UbaMain/TypeCooperCityRP/Pei/SlotTable.c | 164 + .../TypeCooperCityRP/Pei/SoftStrapFixup.c | 110 + .../Uba/UbaMain/TypeCooperCityRP/Pei/UsbOC.c | 123 + .../Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.c | 99 + .../Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.h | 118 + .../Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.inf | 47 + .../Dxe/SlotDataUpdateDxe/SlotDataUpdateDxe.c | 115 + .../Dxe/SlotDataUpdateDxe/SlotDataUpdateDxe.h | 57 + .../SlotDataUpdateDxe/SlotDataUpdateDxe.inf | 47 + .../Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.c | 127 + .../Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.h | 27 + .../Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.inf | 44 + .../TypeWilsonCityRP/Pei/AcpiTablePcds.c | 53 + .../UbaMain/TypeWilsonCityRP/Pei/GpioTable.c | 287 + .../TypeWilsonCityRP/Pei/IioBifurInit.c | 387 + .../UbaMain/TypeWilsonCityRP/Pei/KtiEparam.c | 107 + .../UbaMain/TypeWilsonCityRP/Pei/PcdData.c | 274 + .../TypeWilsonCityRP/Pei/PchEarlyUpdate.c | 92 + .../TypeWilsonCityRP/Pei/PeiBoardInit.h | 77 + .../TypeWilsonCityRP/Pei/PeiBoardInitLib.c | 156 + .../TypeWilsonCityRP/Pei/PeiBoardInitLib.inf | 166 + .../UbaMain/TypeWilsonCityRP/Pei/SlotTable.c | 171 + .../TypeWilsonCityRP/Pei/SoftStrapFixup.c | 120 + .../Uba/UbaMain/TypeWilsonCityRP/Pei/UsbOC.c | 126 + .../Intel/WhitleyOpenBoardPkg/Uba/UbaPei.fdf | 24 + .../WhitleyOpenBoardPkg/Uba/UbaRpBoards.dsc | 44 + .../Uba/UbaUpdatePcds/Pei/UpdatePcdsPei.c | 43 + .../Uba/UbaUpdatePcds/Pei/UpdatePcdsPei.h | 20 + .../Uba/UbaUpdatePcds/Pei/UpdatePcdsPei.inf | 50 + .../ExSerialStatusCodeWorker.c | 194 + .../ExStatusCodeHandlerPei.c | 111 + .../ExStatusCodeHandlerPei.h | 85 + .../ExStatusCodeHandlerPei.inf | 61 + .../ExReportStatusCodeRouterPei.c | 301 + .../ExReportStatusCodeRouterPei.h | 104 + .../ExReportStatusCodeRouterPei.inf | 51 + .../PeiInterposerToSvidMap.c | 136 + .../PeiInterposerToSvidMap.inf | 53 + .../WilsonCityRvp/build_board.py | 111 + .../WilsonCityRvp/build_config.cfg | 36 + Platform/Intel/build.cfg | 2 + Platform/Intel/build_bios.py | 28 +- Readme.md | 2 + Silicon/Intel/WhitleySiliconPkg/CpRcPkg.dec | 541 ++ .../Intel/WhitleySiliconPkg/Cpu/CpuRcPkg.dec | 101 + .../Cpu/Include/CpuDataStruct.h | 27 + .../Cpu/Include/CpuPolicyPeiDxeCommon.h | 58 + .../Cpu/Include/Guid/CpuNvramData.h | 34 + .../Cpu/Include/Library/CpuConfigLib.h | 30 + .../Cpu/Include/Library/CpuEarlyDataLib.h | 41 + .../Cpu/Include/Library/CpuPpmLib.h | 16 + .../Cpu/Include/PpmPolicyPeiDxeCommon.h | 320 + .../Cpu/Include/ProcessorPpmSetup.h | 14 + .../Cpu/Include/Protocol/CpuPolicyProtocol.h | 31 + .../Cpu/Include/Protocol/PpmPolicyProtocol.h | 16 + .../Include/BackCompatible.h | 19 + .../Include/ConfigBlock/TraceHubConfig.h | 65 + .../Include/ConfigBlock/Usb2PhyConfig.h | 63 + .../Include/ConfigBlock/UsbConfig.h | 85 + .../WhitleySiliconPkg/Include/Cpu/CpuIds.h | 18 + .../Include/CpuAndRevisionDefines.h | 283 + .../Include/EmulationConfiguration.h | 22 + .../Intel/WhitleySiliconPkg/Include/Fpga.h | 17 + .../WhitleySiliconPkg/Include/GpioConfig.h | 288 + .../Include/Guid/EmulationDfxVariable.h | 25 + .../Include/Guid/FpgaSocketVariable.h | 39 + .../Include/Guid/MemBootHealthGuid.h | 71 + .../Include/Guid/MemoryMapData.h | 197 + .../Include/Guid/PartialMirrorGuid.h | 61 + .../Include/Guid/PlatformInfo.h | 150 + .../Guid/SiliconPolicyInitLibInterface.h | 78 + .../Include/Guid/SocketCommonRcVariable.h | 57 + .../Include/Guid/SocketIioVariable.h | 444 + .../Include/Guid/SocketMemoryVariable.h | 477 + .../Include/Guid/SocketMpLinkVariable.h | 320 + .../Include/Guid/SocketPciResourceData.h | 60 + .../Guid/SocketPowermanagementVariable.h | 300 + .../Guid/SocketProcessorCoreVariable.h | 143 + .../Include/Guid/SocketVariable.h | 36 + .../Include/Guid/StatusCodeDataTypeExDebug.h | 50 + .../WhitleySiliconPkg/Include/IioConfig.h | 398 + .../Include/IioPlatformData.h | 204 + .../Intel/WhitleySiliconPkg/Include/IioRegs.h | 179 + .../Include/IioSetupDefinitions.h | 60 + .../Include/IioUniversalData.h | 166 + .../WhitleySiliconPkg/Include/ImonVrSvid.h | 26 + .../Include/KtiSetupDefinitions.h | 22 + .../Include/Library/CompressedVariableLib.h | 35 + .../Library/EmulationConfigurationLib.h | 34 + .../Include/Library/MemTypeLib.h | 32 + .../Include/Library/MemVrSvidMapLib.h | 66 + .../Include/Library/PchInfoLib.h | 22 + .../Include/Library/PlatformHooksLib.h | 17 + .../Include/Library/SemaphoreLib.h | 326 + .../Intel/WhitleySiliconPkg/Include/MaxCore.h | 20 + .../WhitleySiliconPkg/Include/MaxSocket.h | 20 + .../WhitleySiliconPkg/Include/MaxThread.h | 20 + .../WhitleySiliconPkg/Include/MemCommon.h | 41 + .../Include/Memory/Ddr4SpdRegisters.h | 38 + .../Include/Memory/ProcSmbChipCommon.h | 28 + .../WhitleySiliconPkg/Include/Platform.h | 266 + .../Include/PlatformInfoTypes.h | 106 + .../Include/Ppi/DynamicSiLibraryPpi.h | 474 + .../Include/Ppi/MemoryPolicyPpi.h | 2112 ++++ .../Include/Ppi/RasImcS3Data.h | 53 + .../Include/Ppi/UpiPolicyPpi.h | 39 + .../Protocol/DynamicSiLibraryProtocol.h | 252 + .../Protocol/DynamicSiLibrarySmmProtocol.h | 60 + .../Include/Protocol/GlobalNvsArea.h | 212 + .../Include/Protocol/IioUds.h | 47 + .../Include/Protocol/PciCallback.h | 85 + .../WhitleySiliconPkg/Include/RcVersion.h | 23 + .../Include/ScratchpadList.h | 49 + .../Include/SiliconUpdUpdate.h | 53 + .../WhitleySiliconPkg/Include/SystemInfoVar.h | 93 + .../Include/UncoreCommonIncludes.h | 111 + .../WhitleySiliconPkg/Include/Upi/KtiDisc.h | 36 + .../WhitleySiliconPkg/Include/Upi/KtiHost.h | 304 + .../WhitleySiliconPkg/Include/Upi/KtiSi.h | 32 + .../Include/UsraAccessType.h | 291 + .../Core/Include/DataTypes.h | 36 + .../BaseMemoryCoreLib/Core/Include/MemHost.h | 1051 ++ .../Core/Include/MemHostChipCommon.h | 190 + .../BaseMemoryCoreLib/Core/Include/MemRegs.h | 25 + .../Core/Include/MrcCommonTypes.h | 28 + .../Core/Include/NGNDimmPlatformCfgData.h | 22 + .../BaseMemoryCoreLib/Core/Include/SysHost.h | 193 + .../Core/Include/SysHostChipCommon.h | 101 + .../BaseMemoryCoreLib/Platform/MemDefaults.h | 28 + .../BaseMemoryCoreLib/Platform/PlatformHost.h | 35 + .../FspWrapperPlatformLib.c | 243 + .../FspWrapperPlatformLib.inf | 71 + .../Library/SetupLib/PeiSetupLib.c | 259 + .../Library/SetupLib/PeiSetupLib.inf | 55 + .../Library/SetupLib/SetupLib.c | 253 + .../Library/SetupLib/SetupLib.inf | 59 + .../Library/SetupLib/SetupLibNull.c | 159 + .../Library/SetupLib/SetupLibNull.inf | 46 + .../SiliconPolicyInitLibShim.c | 104 + .../SiliconPolicyInitLibShim.inf | 38 + .../SiliconWorkaroundLibNull.c | 38 + .../SiliconWorkaroundLibNull.inf | 50 + .../Me/MeSps.4/Include/Library/SpsPeiLib.h | 22 + .../WhitleySiliconPkg/MrcCommonConfig.dsc | 71 + .../SouthClusterLbg/Include/GpioPinsSklH.h | 300 + .../SouthClusterLbg/Include/Library/GpioLib.h | 1016 ++ .../Include/Library/PchMultiPchBase.h | 37 + .../Include/Library/PchPcieRpLib.h | 145 + .../Pch/SouthClusterLbg/Include/PchAccess.h | 629 ++ .../Pch/SouthClusterLbg/Include/PchLimits.h | 108 + .../SouthClusterLbg/Include/PchPolicyCommon.h | 2161 +++++ .../Include/PchReservedResources.h | 82 + .../Pch/SouthClusterLbg/Include/PcieRegs.h | 288 + .../Include/Ppi/PchHsioPtssTable.h | 31 + .../Include/Ppi/PchPcieDeviceTable.h | 126 + .../SouthClusterLbg/Include/Ppi/PchPolicy.h | 23 + .../SouthClusterLbg/Include/Ppi/PchReset.h | 95 + .../Pch/SouthClusterLbg/Include/Ppi/Spi.h | 28 + .../Include/Private/Library/PchSpiCommonLib.h | 458 + .../Include/Protocol/PchReset.h | 114 + .../SouthClusterLbg/Include/Protocol/Spi.h | 305 + .../Include/Register/PchRegsDci.h | 44 + .../Include/Register/PchRegsDmi.h | 302 + .../Include/Register/PchRegsEva.h | 124 + .../Include/Register/PchRegsFia.h | 106 + .../Include/Register/PchRegsGpio.h | 531 + .../Include/Register/PchRegsHda.h | 271 + .../Include/Register/PchRegsHsio.h | 190 + .../Include/Register/PchRegsItss.h | 90 + .../Include/Register/PchRegsLan.h | 156 + .../Include/Register/PchRegsLpc.h | 490 + .../Include/Register/PchRegsP2sb.h | 132 + .../Include/Register/PchRegsPcie.h | 620 ++ .../Include/Register/PchRegsPcr.h | 177 + .../Include/Register/PchRegsPmc.h | 731 ++ .../Include/Register/PchRegsPsf.h | 304 + .../Include/Register/PchRegsPsth.h | 66 + .../Include/Register/PchRegsSata.h | 713 ++ .../Include/Register/PchRegsSmbus.h | 157 + .../Include/Register/PchRegsSpi.h | 354 + .../Include/Register/PchRegsThermal.h | 113 + .../Include/Register/PchRegsTraceHub.h | 147 + .../Include/Register/PchRegsUsb.h | 529 + .../Library/PeiDxeSmmGpioLib/GpioLibrary.h | 224 + .../Product/Whitley/SiliconPkg10nmPcds.dsc | 99 + .../SecurityIp/SecurityIpMkTme1v0_Inputs.h | 25 + .../SecurityIp/SecurityIpMkTme1v0_Outputs.h | 18 + .../SecurityIp/SecurityIpSgxTem1v0_Inputs.h | 39 + .../SecurityIp/SecurityIpSgxTem1v0_Outputs.h | 22 + .../Guid/SecurityIp/SecurityIpTdx1v0_Inputs.h | 13 + .../SecurityIp/SecurityIpTdx1v0_Outputs.h | 11 + .../Include/Guid/SecurityPolicy_Flat.h | 22 + .../Intel/WhitleySiliconPkg/SiliconPkg.dec | 1004 ++ .../SiliconPolicyInit/SiliconPolicyInitLate.c | 52 + .../SiliconPolicyInitLate.inf | 49 + .../SiliconPolicyInitPreAndPostMem.c | 63 + .../SiliconPolicyInitPreAndPostMem.inf | 48 + .../WhitleySiliconPkg/WhitleySiliconPkg.dec | 65 + 437 files changed, 86801 insertions(+), 12 deletions(-) create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/BiosInfo/BiosInfo.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/BiosInfo/BiosInfo.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/BiosInfo/BiosInfo.i= nf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/CooperCityRvp/build= _board.py create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/CooperCityRvp/build= _config.cfg create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Cpu/Dxe/PlatformCpu= Policy/PlatformCpuPolicy.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Cpu/Dxe/PlatformCpu= Policy/PlatformCpuPolicy.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/DynamicExPcd.dsc create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciHostBridge.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciHostBridge.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciHostBridge.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciHostBridgeSupport.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciHostResource.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciRebalance.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciRebalance.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciRebalanceIo.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciRebalanceMmio32.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciRebalanceMmio64.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciRootBridge.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iHostBridge/PciRootBridgeIo.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iPlatform/PciIovPlatformPolicy.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iPlatform/PciIovPlatformPolicy.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iPlatform/PciPlatform.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iPlatform/PciPlatform.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iPlatform/PciPlatform.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iPlatform/PciPlatformHooks.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iPlatform/PciPlatformHooks.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iPlatform/PciSupportLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Pci/Dxe/Pc= iPlatform/PciSupportLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Variable/P= latformVariable/Pei/PlatformVariableInitPei.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Variable/P= latformVariable/Pei/PlatformVariableInitPei.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Features/Variable/P= latformVariable/Pei/PlatformVariableInitPei.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/FspFlashOffsets.fdf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Dsc/CoreDxe= Include.dsc create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Dsc/EnableP= erformanceMonitoringInfrastructure.dsc create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Dsc/EnableR= ichDebugMessages.dsc create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Fdf/CommonN= vStorageFtwWorking.fdf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Fdf/CommonS= piFvHeaderInfo.fdf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Fdf/EnableP= erformanceMonitoringInfrastructurePostMemory.fdf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Fdf/EnableP= erformanceMonitoringInfrastructurePreMemory.fdf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Fdf/NvStora= ge512K.fdf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/GpioInitDat= a.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Guid/Platfo= rmVariableCommon.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Guid/SetupV= ariable.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Guid/UbaCfg= Hob.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/IoApic.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Mul= tiPlatSupportLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Pei= PlatformHooklib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Pla= tformClocksLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Pla= tformOpromPolicyLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Pla= tformSetupVariableSyncLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Pla= tformVariableHookLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Rea= dFfsLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Set= upLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= AcpiUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= BoardSioInfoLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= ClkGenUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= ClocksConfigLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= GpioInitLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= GpioPlatformConfig.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= GpioUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= HsioPtssTableConfigLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= IioConfigLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= IioPortBifurcationInitLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= OpromUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= PcdUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= PchEarlyUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= PcieBifurcationUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= PlatLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= SlotUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= SoftStrapUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= SystemBoardInfoLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= SystemConfigUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Library/Uba= UsbOcUpdateLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/OnboardNicS= tructs.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/PchSetupVar= iable.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/PchSetupVar= iableLbg.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/PlatDevData= .h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/PlatPirqDat= a.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Ppi/ExRepor= tStatusCodeHandler.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Ppi/SmbusPo= licy.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Ppi/UbaCfgD= b.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Protocol/Le= gacyBios.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Protocol/Le= gacyBiosPlatform.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Protocol/Pc= iIovPlatform.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Protocol/Pl= atformType.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Protocol/Ub= aCfgDb.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Protocol/Ub= aDevsUpdateProtocol.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/Protocol/Ub= aMakerProtocol.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/SetupTable.= h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/SioRegs.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/SystemBoard= .h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Include/UbaKti.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardAcpiLi= b/DxeBoardAcpiTableLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardAcpiLi= b/DxeBoardAcpiTableLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardAcpiLi= b/DxeMtOlympusAcpiTableLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardAcpiLi= b/SmmBoardAcpiEnableLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardAcpiLi= b/SmmBoardAcpiEnableLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardAcpiLi= b/SmmSiliconAcpiEnableLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardInitLi= b/BoardInitDxeLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardInitLi= b/BoardInitDxeLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardInitLi= b/BoardInitDxeLib.uni create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardInitLi= b/BoardInitPreMemLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/BoardInitLi= b/BoardInitPreMemLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/MultiPlatSu= pportLib/MultiPlatSupport.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/MultiPlatSu= pportLib/MultiPlatSupportLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/MultiPlatSu= pportLib/MultiPlatSupportLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiFspWrapp= erHobProcessLib/FspWrapperHobProcessLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiFspWrapp= erHobProcessLib/PeiFspWrapperHobProcessLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiPlatform= HookLib/PeiPlatformHooklib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiPlatform= HookLib/PeiPlatformHooklib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiReportFv= Lib/PeiReportFvLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiReportFv= Lib/PeiReportFvLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/PeiUbaGpioPlatformConfigLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/PeiUbaPlatLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/PeiUbaUsbOcUpdateLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaBoardSioInfoLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaClkGenUpdateLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaClocksConfigLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaGpioUpdateLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaHsioPtssTableConfigLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaIioConfigLibPei.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaIioPortBifurcationInitLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaPcdUpdateLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaPchEarlyUpdateLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaPchPcieBifurcationLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaSlotUpdateLibPei.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PeiUbaPlatL= ib/UbaSoftStrapUpdateLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformClo= cksLib/Pei/PlatformClocksLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformClo= cksLib/Pei/PlatformClocksLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformCmo= sAccessLib/PlatformCmosAccessLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformCmo= sAccessLib/PlatformCmosAccessLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformHoo= ksLib/PlatformHooks.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformHoo= ksLib/PlatformHooksLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformOpr= omPolicyLibNull/PlatformOpromPolicyLibNull.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformOpr= omPolicyLibNull/PlatformOpromPolicyLibNull.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformSet= upVariableSyncLibNull/PlatformSetupVariableSyncLibNull.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformSet= upVariableSyncLibNull/PlatformSetupVariableSyncLibNull.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformVar= iableHookLibNull/PlatformVariableHookLibNull.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/PlatformVar= iableHookLibNull/PlatformVariableHookLibNull.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/ReadFfsLib/= ReadFfsLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/ReadFfsLib/= ReadFfsLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SerialPortL= ib/Ns16550.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SerialPortL= ib/SerialPortLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SerialPortL= ib/SerialPortLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SetCacheMtr= rLib/SetCacheMtrrLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SetCacheMtr= rLib/SetCacheMtrrLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SiliconPoli= cyUpdateLib/PchPolicyUpdateUsb.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SiliconPoli= cyUpdateLib/SiliconPolicyUpdateLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SiliconPoli= cyUpdateLib/SiliconPolicyUpdateLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SiliconPoli= cyUpdateLib/SiliconPolicyUpdateLibFsp.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SiliconPoli= cyUpdateLib/SiliconPolicyUpdateLibFsp.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SmmSpiFlash= CommonLib/SmmSpiFlashCommonLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SmmSpiFlash= CommonLib/SpiFlashCommon.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/SmmSpiFlash= CommonLib/SpiFlashCommonSmmLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/Tcg2Physica= lPresenceLibNull/DxeTcg2PhysicalPresenceLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/Tcg2Physica= lPresenceLibNull/DxeTcg2PhysicalPresenceLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/UbaGpioInit= Lib/UbaGpioInitLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Library/UbaGpioInit= Lib/UbaGpioInitLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Dxe/Platfo= rmType/PlatformType.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Dxe/Platfo= rmType/PlatformTypes.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Dxe/Platfo= rmType/PlatformTypes.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Dxe/S3Nvra= mSave/S3NvramSave.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Dxe/S3Nvra= mSave/S3NvramSave.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Dxe/S3Nvra= mSave/S3NvramSave.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Pei/DummyP= chSpi/DummyPchSpi.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Pei/DummyP= chSpi/PchSpi.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Pei/Emulat= ionPlatformInit/EmulationPlatformInit.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Pei/Emulat= ionPlatformInit/EmulationPlatformInit.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Pei/Platfo= rmInfo/PlatformInfo.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Pei/Platfo= rmInfo/PlatformInfo.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Platform/Pei/Platfo= rmInfo/PlatformInfo.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/PlatformPkg.dec create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/PlatformPkg.dsc create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/PlatformPkg.fdf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/PlatformPkgConfig.d= sc create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/StructurePcd.dsc create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/StructurePcdCpx.dsc create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/BoardInit/Dxe/B= oardInitDxe.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/BoardInit/Dxe/B= oardInitDxe.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/BoardInit/Dxe/B= oardInitDxe.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/BoardInit/Pei/B= oardInitPei.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/BoardInit/Pei/B= oardInitPei.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/BoardInit/Pei/B= oardInitPei.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/CfgDb/Dxe/CfgDb= Dxe.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/CfgDb/Dxe/CfgDb= Dxe.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/CfgDb/Dxe/CfgDb= Dxe.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/CfgDb/Pei/CfgDb= Pei.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/CfgDb/Pei/CfgDb= Pei.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/CfgDb/Pei/CfgDb= Pei.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaCommon.dsc create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaDxeCommon.fd= f create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaDxeRpBoards.= fdf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Dxe/SystemBoardInfoDxe/SystemBoardInfoDxe.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Dxe/SystemBoardInfoDxe/SystemBoardInfoDxe.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Dxe/SystemBoardInfoDxe/SystemBoardInfoDxe.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Dxe/SystemConfigUpdateDxe/SystemConfigUpdateDxe.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Dxe/SystemConfigUpdateDxe/SystemConfigUpdateDxe.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Dxe/SystemConfigUpdateDxe/SystemConfigUpdateDxe.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/BoardInfo.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/Clockgen.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/ClocksConfig.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/GpioPlatformConfig.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/HsioPtssTableConfig.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/IioBifurcationSlotTable.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/IioPortBifurcation.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/IioPortBifurcationVer1.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PchHsioPtssTables.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PchLbgHsioPtssTablesBx.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PchLbgHsioPtssTablesBx.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PchLbgHsioPtssTablesBx_Ext.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PchLbgHsioPtssTablesBx_Ext.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PchLbgHsioPtssTablesSx.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PchLbgHsioPtssTablesSx.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PchLbgHsioPtssTablesSx_Ext.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PchLbgHsioPtssTablesSx_Ext.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PeiCommonBoardInitLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PeiCommonBoardInitLib.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/Common/= Pei/PeiCommonBoardInitLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Dxe/SlotDataUpdateDxe/SlotDataUpdateDxe.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Dxe/SlotDataUpdateDxe/SlotDataUpdateDxe.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Dxe/SlotDataUpdateDxe/SlotDataUpdateDxe.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/AcpiTablePcds.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/GpioTable.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/IioBifurInit.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/KtiEparam.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/PcdData.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/PchEarlyUpdate.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/PeiBoardInit.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/PeiBoardInitLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/PeiBoardInitLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/SlotTable.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/SoftStrapFixup.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeCoo= perCityRP/Pei/UsbOC.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Dxe/IioCfgUpdateDxe/IioCfgUpdateDxe.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Dxe/SlotDataUpdateDxe/SlotDataUpdateDxe.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Dxe/SlotDataUpdateDxe/SlotDataUpdateDxe.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Dxe/SlotDataUpdateDxe/SlotDataUpdateDxe.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Dxe/UsbOcUpdateDxe/UsbOcUpdateDxe.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/AcpiTablePcds.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/GpioTable.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/IioBifurInit.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/KtiEparam.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/PcdData.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/PchEarlyUpdate.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/PeiBoardInit.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/PeiBoardInitLib.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/PeiBoardInitLib.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/SlotTable.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/SoftStrapFixup.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaMain/TypeWil= sonCityRP/Pei/UsbOC.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaPei.fdf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaRpBoards.dsc create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaUpdatePcds/P= ei/UpdatePcdsPei.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaUpdatePcds/P= ei/UpdatePcdsPei.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Uba/UbaUpdatePcds/P= ei/UpdatePcdsPei.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Universal/PeiExStat= usCodeHandler/ExSerialStatusCodeWorker.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Universal/PeiExStat= usCodeHandler/ExStatusCodeHandlerPei.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Universal/PeiExStat= usCodeHandler/ExStatusCodeHandlerPei.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Universal/PeiExStat= usCodeHandler/ExStatusCodeHandlerPei.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Universal/PeiExStat= usCodeRouter/ExReportStatusCodeRouterPei.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Universal/PeiExStat= usCodeRouter/ExReportStatusCodeRouterPei.h create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Universal/PeiExStat= usCodeRouter/ExReportStatusCodeRouterPei.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Universal/PeiInterp= oserToSvidMap/PeiInterposerToSvidMap.c create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/Universal/PeiInterp= oserToSvidMap/PeiInterposerToSvidMap.inf create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/WilsonCityRvp/build= _board.py create mode 100644 Platform/Intel/WhitleyOpenBoardPkg/WilsonCityRvp/build= _config.cfg create mode 100644 Silicon/Intel/WhitleySiliconPkg/CpRcPkg.dec create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/CpuRcPkg.dec create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/Include/CpuDataStr= uct.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/Include/CpuPolicyP= eiDxeCommon.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/Include/Guid/CpuNv= ramData.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/Include/Library/Cp= uConfigLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/Include/Library/Cp= uEarlyDataLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/Include/Library/Cp= uPpmLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/Include/PpmPolicyP= eiDxeCommon.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/Include/ProcessorP= pmSetup.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/Include/Protocol/C= puPolicyProtocol.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Cpu/Include/Protocol/P= pmPolicyProtocol.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/BackCompatible= .h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/ConfigBlock/Tr= aceHubConfig.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/ConfigBlock/Us= b2PhyConfig.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/ConfigBlock/Us= bConfig.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Cpu/CpuIds.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/CpuAndRevision= Defines.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/EmulationConfi= guration.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Fpga.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/GpioConfig.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/Emulation= DfxVariable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/FpgaSocke= tVariable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/MemBootHe= althGuid.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/MemoryMap= Data.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/PartialMi= rrorGuid.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/PlatformI= nfo.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/SiliconPo= licyInitLibInterface.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/SocketCom= monRcVariable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/SocketIio= Variable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/SocketMem= oryVariable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/SocketMpL= inkVariable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/SocketPci= ResourceData.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/SocketPow= ermanagementVariable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/SocketPro= cessorCoreVariable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/SocketVar= iable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Guid/StatusCod= eDataTypeExDebug.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/IioConfig.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/IioPlatformDat= a.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/IioRegs.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/IioSetupDefini= tions.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/IioUniversalDa= ta.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/ImonVrSvid.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/KtiSetupDefini= tions.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Library/Compre= ssedVariableLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Library/Emulat= ionConfigurationLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Library/MemTyp= eLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Library/MemVrS= vidMapLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Library/PchInf= oLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Library/Platfo= rmHooksLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Library/Semaph= oreLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/MaxCore.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/MaxSocket.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/MaxThread.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/MemCommon.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Memory/Ddr4Spd= Registers.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Memory/ProcSmb= ChipCommon.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Platform.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/PlatformInfoTy= pes.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Ppi/DynamicSiL= ibraryPpi.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Ppi/MemoryPoli= cyPpi.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Ppi/RasImcS3Da= ta.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Ppi/UpiPolicyP= pi.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Protocol/Dynam= icSiLibraryProtocol.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Protocol/Dynam= icSiLibrarySmmProtocol.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Protocol/Globa= lNvsArea.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Protocol/IioUd= s.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Protocol/PciCa= llback.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/RcVersion.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/ScratchpadList= .h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/SiliconUpdUpda= te.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/SystemInfoVar.= h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/UncoreCommonIn= cludes.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Upi/KtiDisc.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Upi/KtiHost.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/Upi/KtiSi.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Include/UsraAccessType= .h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/BaseMemoryCore= Lib/Core/Include/DataTypes.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/BaseMemoryCore= Lib/Core/Include/MemHost.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/BaseMemoryCore= Lib/Core/Include/MemHostChipCommon.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/BaseMemoryCore= Lib/Core/Include/MemRegs.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/BaseMemoryCore= Lib/Core/Include/MrcCommonTypes.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/BaseMemoryCore= Lib/Core/Include/NGNDimmPlatformCfgData.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/BaseMemoryCore= Lib/Core/Include/SysHost.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/BaseMemoryCore= Lib/Core/Include/SysHostChipCommon.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/BaseMemoryCore= Lib/Platform/MemDefaults.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/BaseMemoryCore= Lib/Platform/PlatformHost.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/FspWrapperPlat= formLib/FspWrapperPlatformLib.c create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/FspWrapperPlat= formLib/FspWrapperPlatformLib.inf create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/SetupLib/PeiSe= tupLib.c create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/SetupLib/PeiSe= tupLib.inf create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/SetupLib/Setup= Lib.c create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/SetupLib/Setup= Lib.inf create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/SetupLib/Setup= LibNull.c create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/SetupLib/Setup= LibNull.inf create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/SiliconPolicyI= nitLibShim/SiliconPolicyInitLibShim.c create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/SiliconPolicyI= nitLibShim/SiliconPolicyInitLibShim.inf create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/SiliconWorkaro= undLibNull/SiliconWorkaroundLibNull.c create mode 100644 Silicon/Intel/WhitleySiliconPkg/Library/SiliconWorkaro= undLibNull/SiliconWorkaroundLibNull.inf create mode 100644 Silicon/Intel/WhitleySiliconPkg/Me/MeSps.4/Include/Lib= rary/SpsPeiLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/MrcCommonConfig.dsc create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/GpioPinsSklH.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Library/GpioLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Library/PchMultiPchBase.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Library/PchPcieRpLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/PchAccess.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/PchLimits.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/PchPolicyCommon.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/PchReservedResources.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/PcieRegs.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Ppi/PchHsioPtssTable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Ppi/PchPcieDeviceTable.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Ppi/PchPolicy.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Ppi/PchReset.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Ppi/Spi.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Private/Library/PchSpiCommonLib.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Protocol/PchReset.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Protocol/Spi.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsDci.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsDmi.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsEva.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsFia.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsGpio.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsHda.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsHsio.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsItss.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsLan.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsLpc.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsP2sb.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsPcie.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsPcr.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsPmc.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsPsf.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsPsth.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsSata.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsSmbus.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsSpi.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsThermal.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsTraceHub.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/In= clude/Register/PchRegsUsb.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/Li= brary/PeiDxeSmmGpioLib/GpioLibrary.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Product/Whitley/Silico= nPkg10nmPcds.dsc create mode 100644 Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/= SecurityIp/SecurityIpMkTme1v0_Inputs.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/= SecurityIp/SecurityIpMkTme1v0_Outputs.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/= SecurityIp/SecurityIpSgxTem1v0_Inputs.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/= SecurityIp/SecurityIpSgxTem1v0_Outputs.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/= SecurityIp/SecurityIpTdx1v0_Inputs.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/= SecurityIp/SecurityIpTdx1v0_Outputs.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/= SecurityPolicy_Flat.h create mode 100644 Silicon/Intel/WhitleySiliconPkg/SiliconPkg.dec create mode 100644 Silicon/Intel/WhitleySiliconPkg/SiliconPolicyInit/Sili= conPolicyInitLate.c create mode 100644 Silicon/Intel/WhitleySiliconPkg/SiliconPolicyInit/Sili= conPolicyInitLate.inf create mode 100644 Silicon/Intel/WhitleySiliconPkg/SiliconPolicyInit/Sili= conPolicyInitPreAndPostMem.c create mode 100644 Silicon/Intel/WhitleySiliconPkg/SiliconPolicyInit/Sili= conPolicyInitPreAndPostMem.inf create mode 100644 Silicon/Intel/WhitleySiliconPkg/WhitleySiliconPkg.dec --=20 2.27.0.windows.1