From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga07.intel.com (mga07.intel.com [134.134.136.100]) by mx.groups.io with SMTP id smtpd.web09.1491.1621042240569313916 for ; Fri, 14 May 2021 18:30:40 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=sNAUDbZa; spf=pass (domain: intel.com, ip: 134.134.136.100, mailfrom: nathaniel.l.desimone@intel.com) IronPort-SDR: z2lslgq0j9gXY1EMk+gMxKJVRj35bErsadP5IhrRHfdwul/d1aImCBRsUDE39bdrvShupmJ8Jn kKJVUPblXZWQ== X-IronPort-AV: E=McAfee;i="6200,9189,9984"; a="264180229" X-IronPort-AV: E=Sophos;i="5.82,300,1613462400"; d="scan'208";a="264180229" Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 May 2021 18:30:39 -0700 IronPort-SDR: VmTgrxGf7oaaOBnvBa0RjVLhNEUJHsqUUSEjODc924uArurGdMp2K8Syvzm7jds2EIXi2vFcff sryL96s9MRXQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.82,300,1613462400"; d="scan'208";a="471118887" Received: from fmsmsx604.amr.corp.intel.com ([10.18.126.84]) by fmsmga002.fm.intel.com with ESMTP; 14 May 2021 18:30:39 -0700 Received: from fmsmsx609.amr.corp.intel.com (10.18.126.89) by fmsmsx604.amr.corp.intel.com (10.18.126.84) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Fri, 14 May 2021 18:30:38 -0700 Received: from fmsmsx603.amr.corp.intel.com (10.18.126.83) by fmsmsx609.amr.corp.intel.com (10.18.126.89) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Fri, 14 May 2021 18:30:38 -0700 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx603.amr.corp.intel.com (10.18.126.83) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4 via Frontend Transport; Fri, 14 May 2021 18:30:38 -0700 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (104.47.58.100) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2106.2; Fri, 14 May 2021 18:30:38 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=gge6g5DF56OCi5LWWcFKvtLTvDThNj6Z4Ly6dtHN2BCf3Hq1puBljBOFskG2NoEg5hm9NaAmWWIbSuyHfqYuMktpcZTuX18TzPyOfK1CenkOboXLxWdjda0RA5NMXjaSUm4wbfZM090DgpPDL2x5o2rANEFRLWN1tXwkNXNYZ3YhBFk0VMDFvzTd3enarBrLpI8YOBYGao6jK5ezzII897EQSvnBilStZJN/aqeOlovda9h845OJPg/YIsIxPraEA0fzJwuLNybi0+Ox4GxI72wRaaSrY0sjYE3HvwKTgmY4mrVgTIoyHfm2w5DV9ChyFF8WuJUxIWaqjkFP7yHwSA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=BMbQ9r71bXY1Z1gFcd8isHz0p0GQScjkigh43MpSljI=; b=ULp7oeYVTFRS1jTMzPcWc7i85vo4rIlRMA7lTZ5h48A1nv9WxdTX8gcHzZtQ3S53+u+kOoEiKWjAHDbS9TTzOVpsujUejh8gbd4akVLXyM+Q3bKQymajyxPt2Q+dQkl0+0kUuInLYgh/xNMQ9V2XBuYD3WVJQddaugRyihFD6gWdZbUwvwlSRDFz2jxFm+BMNeyc6NMnjy/bA4hLw/kExqTstW3wcw88AwAbR6NI3rYLN5qf7Fv7mouD5MrxKdGF4XlXOn8rNK914NKCH4hR2qDiw3cWgUsQUndGPJmzdSa0W0Y5J/EwXnS41DWwFs7sk2ufULxDI1TpJ/mpWdv42g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=BMbQ9r71bXY1Z1gFcd8isHz0p0GQScjkigh43MpSljI=; b=sNAUDbZaHcQt/jNtTrGkGKtcFZEyKYzBulVsiAzBAXSYPCPQ3zSqa2NQVjcNwpfZYoWDO0N4Lv9AZFxijQd5WGjYvDW4rXuJ9AoXPyx4PIgWlGbz9GcA/sp1GapYRZhgJP53QvpnnUyLRQa6Q+9rjfA4TKFEeJrQFbIwYj0GNQI= Received: from BN6PR1101MB2147.namprd11.prod.outlook.com (2603:10b6:405:57::23) by BN6PR11MB0052.namprd11.prod.outlook.com (2603:10b6:405:69::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.31; Sat, 15 May 2021 01:30:31 +0000 Received: from BN6PR1101MB2147.namprd11.prod.outlook.com ([fe80::696f:5e7f:8139:1971]) by BN6PR1101MB2147.namprd11.prod.outlook.com ([fe80::696f:5e7f:8139:1971%6]) with mapi id 15.20.4129.028; Sat, 15 May 2021 01:30:31 +0000 From: "Nate DeSimone" To: "devel@edk2.groups.io" , "Desimone, Nathaniel L" CC: "Chiu, Chasel" , "Kinney, Michael D" , "Oram, Isaac W" , "Abbas, Mohamed" , Michael Kubacki , "Bobroff, Zachary" , "DOPPALAPUDI, HARIKRISHNA" Subject: Re: [edk2-devel] [edk2-platforms] [PATCH V1 00/18] Reinstate Purley MinPlatform Thread-Topic: [edk2-devel] [edk2-platforms] [PATCH V1 00/18] Reinstate Purley MinPlatform Thread-Index: AQHXRkrZ795vlIFPBECpsGtAp/tDR6rjxL0w Date: Sat, 15 May 2021 01:30:30 +0000 Message-ID: References: <167DFA2F7C18CAAE.22212@groups.io> In-Reply-To: <167DFA2F7C18CAAE.22212@groups.io> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-reaction: no-action dlp-version: 11.5.1.3 dlp-product: dlpe-windows authentication-results: edk2.groups.io; dkim=none (message not signed) header.d=none;edk2.groups.io; dmarc=none action=none header.from=intel.com; x-originating-ip: [50.53.190.176] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 5a2c4e05-02c6-48c0-7e6f-08d917410741 x-ms-traffictypediagnostic: BN6PR11MB0052: x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:5236; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: dh470LgM7Fzu2S2GGZJrwkK/Rnx65KxEf2of8GROw/c6gFehHtSd/LHjmtt+18cz9Va5/qsYa595LEnSkbY8OwVSimoBbec62c8fzXwD1EkbQS73QwSIVt+j/oppdXmPOD0G7nUtuf2rEWVBI+kth1Mcp3Ksh4dTb7Py4gByleNDlaWrZjpb1+UhHphOCdQDOEBHL5nmO5eKopjg8zV/JLhQsw/i/LZJRJCO2cBk4q/W3o+3Pt4fK6psumsa01iocIocwqJ1L3hDXbOMpYkgmYZb7JghXTkOcWgu3YT/ZRVsjlm9jxrlHbrC1OurTpWZrAQq53BvS2A87DpWhlnPR6WwWfiFFHnhnpO1mEE8/9oQLLYX+saVHMi+aNpI/qRPbeqZggnvaKUweCunM4EhhushGFbAhM6KV+EGsBJHPdZayO0mfUZn7jBojN3EcHwYnFkjTu2e2fldQ4toaUt5yaIsqGlsP2vULYDmLhloTIupMv17REXer4etZsvnoR3/4iJhdHjXKALWK7b/W0tmnbjdcw4MxX1wiQn0wb4zyihcXQxzsgafEUB4L3Z5vrI+EhsP98Zl38kDa5eJJtU5pJhuCpkSribzHeuWU3teChyoGcGOYupJwPL6AlpFkTx/FW8y7aK36wvX91JMXbL0ibwi9qA21UVNkeQHP5crUjwE1bj1rTg0klzyJNIeT22CS17FgSkZrUDPHlOM8OvXQH0mKiR3q6/QGmmITeWG1D0= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BN6PR1101MB2147.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(136003)(376002)(39860400002)(396003)(366004)(346002)(110136005)(30864003)(4326008)(478600001)(38100700002)(122000001)(71200400001)(26005)(9686003)(86362001)(8936002)(55016002)(64756008)(316002)(83380400001)(19627235002)(186003)(2906002)(54906003)(76116006)(7696005)(66946007)(66476007)(966005)(66446008)(66556008)(52536014)(8676002)(6506007)(53546011)(5660300002)(33656002)(579004)(559001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata: =?us-ascii?Q?iJD94uOb6SfFQ34/RNzUXJQhhQv9Afv8ic+wJzSkEROblng5qHiPDaBa1TSK?= =?us-ascii?Q?JwZPx4UFLeXJwg3UahPW8qjwuXYWwFWfYtWmZfM0NiXE1+dJ45uYzBGn+rmZ?= =?us-ascii?Q?aK+iDtIh3+kNBuz/QmavudM3JlvhdHED+494w9SSEv5d+PlRTEOYpkW0rJUx?= =?us-ascii?Q?d1DcMyzBOYHOQjik0cOBtYRCkPXNQTvEEHdfA/m1j/inSHU2yxCccWnllY1c?= =?us-ascii?Q?Ha1U4RMQNrf2bTU0HZetnwkPo3ivyKNo28PkeVdZQp4F7jQ82yUJ7pwRj+fY?= =?us-ascii?Q?JfVDg99CVcOObZwCVoTxF7+LHue7JhtQ3vM7mCAbQfqWFpBhiTkdt40bX1x8?= =?us-ascii?Q?eSbyffE5QumgkLxMDm9GxDU5xyBt3po6vM7wciWS2ebqg7L2CLd+KvqCP0fK?= =?us-ascii?Q?JrRFY7UDCfX3aBTwOKDvnLgVvcAoiJ5BPJ/ib3XDdWmUGN+AgO1dM+FrgXll?= =?us-ascii?Q?JEehjVW2zk1RBC9xqvpLcAItN19BBgwXrvh+ndzV7WkxinGjtokLiFpXqN6c?= =?us-ascii?Q?SzbwvUPuy+FIVp0+S9fcNGfwH0Ls0vFWUZAG7gDBC3McObmoYDFaJdeHaZSc?= =?us-ascii?Q?t7p/bU4B5zhVulh3RwfUEbgmasz4Z7eTde0lfHFLA98nj2RBU0VqMopg4HqX?= =?us-ascii?Q?/2SKwB/5J4nEBcszCxblZww45Hx0l0yelVEO8gZmNQh3lCcftLy++3Do+lVd?= =?us-ascii?Q?Ih2au16nsq9I8i4PKOUYyrUxgPETzI5iUphtrZjnXMd2a1AaHfR82mljHUal?= =?us-ascii?Q?q70M9JH8KAFtohJxef1qEt5MFNA8A1Vi53xb0cKrc6he2XecwhxAoOIV5QC7?= =?us-ascii?Q?JqfW4swaE9wwd2dyrlUlZMLWfSaIhqS4QC0CFJwLpGlMdrNE6j1mH6yxcVcP?= =?us-ascii?Q?sUXo39pYS+dB+wXdbrsJQnoWCisSUHR6oGTD/si1GQPvX6vwzhFa7lgN8d3v?= =?us-ascii?Q?iQ4l+3uQhXRpfKl02IsmtwLc7dDCS9hXzUmAdheiQuy5vJMfVwoz4AGCcG/D?= =?us-ascii?Q?LtzS5nMS5g7g6UGQ9Z6zSAB7M8jglbpJjDXzHim8e/xGlVTurscjpyld1nPT?= =?us-ascii?Q?Km9taDesGc06+l6T/JfZ8Y9X8dieB35U970IgZUqHI3kMQ16D1kInKlxf0Ov?= =?us-ascii?Q?1Ygj+wQesoMca5HKiu5keYLpmi7tPuWfn3f093Xp2G2RVkRszDAGeigreZU6?= =?us-ascii?Q?GI0OMK8I4cSq0LUejKxazgvD8nXGuBkt1yXdsltpX3QZkRyaMRYjWo/0/stC?= =?us-ascii?Q?VXrD7/C4U7mdG/k/D7FO5qiHlpHsnlXPNvqBf3p0JHYkQYBXwocjzuX9VNWb?= =?us-ascii?Q?/2c50ZLiFiZkai9vUJYazp7e?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BN6PR1101MB2147.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 5a2c4e05-02c6-48c0-7e6f-08d917410741 X-MS-Exchange-CrossTenant-originalarrivaltime: 15 May 2021 01:30:30.5524 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: O6TPceLdqa4XimdU4M8YcUsgwLge2twHzQcGfmIRN0JqkCV9OrlKkJoqotrl2AKKn6YErYrF1NCUisA3ydZQg8He3ImBXU5qPjk3dDGz7Bo= X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN6PR11MB0052 Return-Path: nathaniel.l.desimone@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable The series has been pushed as 26737930~..eeaa7b7 Thanks, Nate -----Original Message----- From: devel@edk2.groups.io On Behalf Of Nate DeSimo= ne Sent: Tuesday, May 11, 2021 2:48 AM To: devel@edk2.groups.io Cc: Chiu, Chasel ; Kinney, Michael D ; Oram, Isaac W ; Abbas, Mohamed ; Michael Kubacki ; Bob= roff, Zachary ; DOPPALAPUDI, HARIKRISHNA Subject: [edk2-devel] [edk2-platforms] [PATCH V1 00/18] Reinstate Purley M= inPlatform This patch series revives the PurleyOpenBoardPkg. The package has been upgraded to support the newest MinPlatformPkg and the new advanced feature architecture. Build issues with the newest EDK II have been fixed. Finally, I believe most (if not all) MinPlatform Architecture violations have been fixed. The build system has been converted from the legacy .bat scripts to the new Python build infrastructure. For silicon code, I have consolidated PurleyRcPkg, PurleySktPkg, and LewisburgPkg into a single PurleyRefreshSiliconPkg for consistency with the other MinPlatform board port's silicon packages. In addition, the silicon code has been upgraded to a newer version with support for the 2nd Generation Xeon Scalable "Cascade Lake" processors. Cc: Chasel Chiu Cc: Mike Kinney Cc: Isaac Oram Cc: Mohamed Abbas Cc: Michael Kubacki Cc: Zachary Bobroff Cc: Harikrishna Doppalapudi Signed-off-by: Nate DeSimone Nate DeSimone (18): PurleyRefreshSiliconPkg: Add DEC and DSC files. PurleyRefreshSiliconPkg/Pch: Add Register Header Files PurleyRefreshSiliconPkg/Pch: Add Public Header Files PurleyRefreshSiliconPkg/Pch: Add Private Header Files PurleyRefreshSiliconPkg/Pch: Add libraries PurleyRefreshSiliconPkg/Pch: Add ACPI tables PurleyRefreshSiliconPkg: Add Uncore files PurleyOpenBoardPkg: Add includes and libraries PurleyOpenBoardPkg: Add modules PurleyOpenBoardPkg/Acpi/BoardAcpiDxe: Add PlatformPciTree_WFP.asi PurleyOpenBoardPkg/Acpi/BoardAcpiDxe: Add PCxx.asi files PurleyOpenBoardPkg/Acpi/BoardAcpiDxe: Add ASL files PurleyOpenBoardPkg/Acpi: Add BoardAcpiDxe PurleyOpenBoardPkg: Add MtOlympus build files PurleyOpenBoardPkg: Add StructureConfig.dsc PurleyOpenBoardPkg: Add BoardMtOlympus Readme.md: Add PurleyOpenBoardPkg Maintainers.txt: Add PurleyOpenBoardPkg and PurleyRefreshSiliconPkg Maintainers.txt | 10 + .../Acpi/BoardAcpiDxe/AmlOffsetTable.c | 290 + .../Acpi/BoardAcpiDxe/BoardAcpiDxe.c | 547 ++ .../Acpi/BoardAcpiDxe/BoardAcpiDxe.h | 82 + .../Acpi/BoardAcpiDxe/BoardAcpiDxe.inf | 71 + .../Acpi/BoardAcpiDxe/BoardAcpiDxeDsdt.c | 516 ++ .../Acpi/BoardAcpiDxe/Dsdt.inf | 29 + .../Acpi/BoardAcpiDxe/Dsdt/AMLUPD.asl | 19 + .../Acpi/BoardAcpiDxe/Dsdt/CommonPlatform.asi | 227 + .../Acpi/BoardAcpiDxe/Dsdt/DSDT.asl | 77 + .../Acpi/BoardAcpiDxe/Dsdt/Gpe.asl | 134 + .../Acpi/BoardAcpiDxe/Dsdt/HostBus.asl | 256 + .../Dsdt/IioPcieHotPlugGpeHandler.asl | 842 ++ .../Dsdt/IioPcieRootPortHotPlug.asl | 686 ++ .../Acpi/BoardAcpiDxe/Dsdt/Itss.asl | 32 + .../Acpi/BoardAcpiDxe/Dsdt/Mother.asi | 202 + .../Acpi/BoardAcpiDxe/Dsdt/Os.asi | 145 + .../Acpi/BoardAcpiDxe/Dsdt/PC00.asi | 385 + .../Acpi/BoardAcpiDxe/Dsdt/PC01.asi | 255 + .../Acpi/BoardAcpiDxe/Dsdt/PC02.asi | 255 + .../Acpi/BoardAcpiDxe/Dsdt/PC03.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC04.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC05.asi | 233 + .../Acpi/BoardAcpiDxe/Dsdt/PC06.asi | 328 + .../Acpi/BoardAcpiDxe/Dsdt/PC06Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/PC07.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC08.asi | 262 + .../Acpi/BoardAcpiDxe/Dsdt/PC09.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC10.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC11.asi | 231 + .../Acpi/BoardAcpiDxe/Dsdt/PC12.asi | 324 + .../Acpi/BoardAcpiDxe/Dsdt/PC12Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/PC13.asi | 256 + .../Acpi/BoardAcpiDxe/Dsdt/PC14.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC15.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC16.asi | 231 + .../Acpi/BoardAcpiDxe/Dsdt/PC17.asi | 231 + .../Acpi/BoardAcpiDxe/Dsdt/PC18.asi | 342 + .../Acpi/BoardAcpiDxe/Dsdt/PC18Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/PC19.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC20.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC21.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC22.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC23.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC24.asi | 231 + .../Acpi/BoardAcpiDxe/Dsdt/PC25.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC26.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC27.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC28.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC29.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC30.asi | 256 + .../Acpi/BoardAcpiDxe/Dsdt/PC31.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC32.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC33.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC34.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC35.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC36.asi | 257 + .../Acpi/BoardAcpiDxe/Dsdt/PC37.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC38.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC39.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC40.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC41.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC42.asi | 290 + .../Acpi/BoardAcpiDxe/Dsdt/PC43.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC44.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC45.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC46.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC47.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/Pch.asi | 10 + .../Acpi/BoardAcpiDxe/Dsdt/PchApic.asi | 17 + .../Acpi/BoardAcpiDxe/Dsdt/PchEhci1.asi | 91 + .../Acpi/BoardAcpiDxe/Dsdt/PchEhci2.asi | 92 + .../Acpi/BoardAcpiDxe/Dsdt/PchGbe.asl | 17 + .../Acpi/BoardAcpiDxe/Dsdt/PchLpc.asi | 22 + .../Acpi/BoardAcpiDxe/Dsdt/PchSata.asi | 807 ++ .../Acpi/BoardAcpiDxe/Dsdt/PchXhci.asi | 329 + .../Acpi/BoardAcpiDxe/Dsdt/PciCrs.asi | 312 + .../Acpi/BoardAcpiDxe/Dsdt/PciIrq.asi | 455 + .../Acpi/BoardAcpiDxe/Dsdt/PcieHp.asi | 644 ++ .../Acpi/BoardAcpiDxe/Dsdt/PcieHpDev.asi | 14 + .../Acpi/BoardAcpiDxe/Dsdt/PcieNonHpDev.asi | 16 + .../Acpi/BoardAcpiDxe/Dsdt/PcieSeg.asi | 355 + .../Acpi/BoardAcpiDxe/Dsdt/Platform.asl | 79 + .../Acpi/BoardAcpiDxe/Dsdt/PlatformGpe.asi | 78 + .../BoardAcpiDxe/Dsdt/PlatformPciTree_WFP.asi | 8070 +++++++++++++++++ .../Acpi/BoardAcpiDxe/Dsdt/Sck1Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/Sck2Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/Sck3Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/Uncore0.asi | 33 + .../Acpi/BoardAcpiDxe/Dsdt/Uncore1.asi | 175 + .../Acpi/BoardAcpiDxe/Dsdt/Uncore2.asi | 125 + .../Acpi/BoardAcpiDxe/Dsdt/Uncore3.asi | 98 + .../Acpi/BoardAcpiDxe/Dsdt/WFPPlatform.asl | 189 + .../BoardMtOlympus/GitEdk2MinMtOlympus.bat | 74 + .../BasePlatformHookLib/BasePlatformHookLib.c | 292 + .../BasePlatformHookLib.inf | 36 + .../BoardAcpiLib/DxeBoardAcpiTableLib.c | 35 + .../BoardAcpiLib/DxeBoardAcpiTableLib.inf | 40 + .../BoardAcpiLib/DxeMtOlympusAcpiTableLib.c | 52 + .../BoardAcpiLib/SmmBoardAcpiEnableLib.c | 61 + .../BoardAcpiLib/SmmBoardAcpiEnableLib.inf | 41 + .../BoardAcpiLib/SmmMtOlympusAcpiEnableLib.c | 36 + .../BoardAcpiLib/SmmSiliconAcpiEnableLib.c | 119 + .../Library/BoardInitLib/AllLanesEparam.c | 43 + .../Library/BoardInitLib/GpioTable.c | 296 + .../Library/BoardInitLib/IioBifur.c | 88 + .../BoardInitLib/PeiBoardInitPostMemLib.c | 45 + .../BoardInitLib/PeiBoardInitPostMemLib.inf | 37 + .../BoardInitLib/PeiBoardInitPreMemLib.c | 111 + .../BoardInitLib/PeiBoardInitPreMemLib.inf | 69 + .../Library/BoardInitLib/PeiMtOlympusDetect.c | 27 + .../BoardInitLib/PeiMtOlympusInitLib.h | 17 + .../BoardInitLib/PeiMtOlympusInitPostMemLib.c | 85 + .../BoardInitLib/PeiMtOlympusInitPreMemLib.c | 614 ++ .../Library/BoardInitLib/UsbOC.c | 45 + .../BoardMtOlympus/OpenBoardPkg.dsc | 221 + .../BoardMtOlympus/OpenBoardPkg.fdf | 589 ++ .../BoardMtOlympus/PlatformPkgBuildOption.dsc | 81 + .../BoardMtOlympus/PlatformPkgConfig.dsc | 58 + .../BoardMtOlympus/PlatformPkgPcd.dsc | 389 + .../BoardMtOlympus/StructureConfig.dsc | 6203 +++++++++++++ .../PurleyOpenBoardPkg/BoardMtOlympus/bld.bat | 138 + .../BoardMtOlympus/build_board.py | 177 + .../BoardMtOlympus/build_config.cfg | 32 + .../BoardMtOlympus/logo.txt | 11 + .../BoardMtOlympus/postbuild.bat | 95 + .../BoardMtOlympus/prebuild.bat | 197 + .../Ipmi/Library/IpmiLibKcs/IpmiLibKcs.c | 362 + .../Ipmi/Library/IpmiLibKcs/IpmiLibKcs.inf | 40 + .../Features/Ipmi/Library/IpmiLibKcs/KcsBmc.c | 485 + .../Features/Ipmi/Library/IpmiLibKcs/KcsBmc.h | 208 + .../IpmiPlatformHookLib/IpmiPlatformHookLib.c | 39 + .../IpmiPlatformHookLib.inf | 28 + .../Include/Acpi/GlobalNvs.asi | 282 + .../Include/Acpi/GlobalNvsAreaDef.h | 128 + .../Include/Guid/PchRcVariable.h | 414 + .../Include/Guid/SetupVariable.h | 539 ++ .../Include/IioBifurcationSlotTable.h | 100 + .../PurleyOpenBoardPkg/Include/Platform.h | 92 + .../Include/Ppi/SystemBoard.h | 63 + .../Include/Protocol/PciIovPlatform.h | 70 + .../PurleyOpenBoardPkg/Include/SetupTable.h | 21 + .../PurleyOpenBoardPkg/Include/SioRegs.h | 35 + .../Intel/PurleyOpenBoardPkg/OpenBoardPkg.dec | 141 + .../DxePlatformBootManagerLib/BdsPlatform.c | 1354 +++ .../DxePlatformBootManagerLib/BdsPlatform.h | 184 + .../DxePlatformBootManagerLib.inf | 96 + .../DxePlatformBootManagerLib/MemoryTest.c | 85 + .../PlatformBootOption.c | 559 ++ .../Pci/PciPlatform/IoApic.h | 22 + .../Pci/PciPlatform/PciIovPlatformPolicy.c | 96 + .../Pci/PciPlatform/PciIovPlatformPolicy.h | 51 + .../Pci/PciPlatform/PciPlatform.c | 183 + .../Pci/PciPlatform/PciPlatform.h | 201 + .../Pci/PciPlatform/PciPlatform.inf | 70 + .../Pci/PciPlatform/PciPlatformHooks.c | 527 ++ .../Pci/PciPlatform/PciPlatformHooks.h | 24 + .../Pci/PciPlatform/PciSupportLib.c | 103 + .../Pci/PciPlatform/PciSupportLib.h | 44 + .../Policy/IioUdsDataDxe/IioUdsDataDxe.c | 86 + .../Policy/IioUdsDataDxe/IioUdsDataDxe.h | 81 + .../Policy/IioUdsDataDxe/IioUdsDataDxe.inf | 36 + .../SiliconPolicyInitLib.c | 130 + .../SiliconPolicyInitLib.inf | 39 + .../PchPolicyUpdateUsb.c | 99 + .../SiliconPolicyUpdateLib.c | 659 ++ .../SiliconPolicyUpdateLib.inf | 54 + .../PlatformCpuPolicy/PlatformCpuPolicy.c | 654 ++ .../PlatformCpuPolicy/PlatformCpuPolicy.inf | 80 + .../Policy/S3NvramSave/S3NvramSave.c | 256 + .../Policy/S3NvramSave/S3NvramSave.h | 31 + .../Policy/S3NvramSave/S3NvramSave.inf | 59 + .../Policy/SystemBoard/SystemBoardCommon.c | 625 ++ .../Policy/SystemBoard/SystemBoardPei.c | 255 + .../Policy/SystemBoard/SystemBoardPei.h | 182 + .../Policy/SystemBoard/SystemBoardPei.inf | 76 + Platform/Intel/Readme.md | 34 + Platform/Intel/build.cfg | 1 + Readme.md | 1 + .../Iio/Include/Protocol/IioSystem.h | 58 + .../Include/Guid/MemoryConfigData.h | 19 + .../Include/Guid/MemoryMapData.h | 74 + .../Include/Guid/PartialMirrorGuid.h | 59 + .../Include/Guid/SmramMemoryReserve.h | 43 + .../Include/Guid/SocketCommonRcVariable.h | 41 + .../Include/Guid/SocketIioVariable.h | 264 + .../Include/Guid/SocketMemoryVariable.h | 321 + .../Include/Guid/SocketMpLinkVariable.h | 173 + .../Include/Guid/SocketPciResourceData.h | 42 + .../Guid/SocketPowermanagementVariable.h | 227 + .../Guid/SocketProcessorCoreVariable.h | 115 + .../Include/Guid/SocketVariable.h | 35 + .../Include/Library/CpuPpmLib.h | 707 ++ .../Include/Library/CsrToPcieAddress.h | 42 + .../Include/Library/MmPciBaseLib.h | 48 + .../Include/Library/PcieAddress.h | 80 + .../Include/Library/PciePlatformHookLib.h | 27 + .../Include/Library/UsraAccessApi.h | 85 + .../Include/MaxSocket.h | 19 + .../Include/Ppi/SiliconRegAccess.h | 162 + .../Include/Protocol/IioUds.h | 44 + .../Include/Protocol/PciCallback.h | 84 + .../Include/Protocol/SiliconRegAccess.h | 227 + .../Include/SocketConfiguration.h | 514 ++ .../Include/UncoreCommonIncludes.h | 354 + .../Include/UsraAccessType.h | 195 + .../Chip/Skx/Include/Iio/IioConfig.h | 300 + .../Chip/Skx/Include/Iio/IioPlatformData.h | 298 + .../Chip/Skx/Include/Iio/IioRegs.h | 314 + .../Skx/Include/Iio/IioSetupDefinitions.h | 111 + .../Chip/Skx/Include/KtiDisc.h | 26 + .../Chip/Skx/Include/KtiHost.h | 136 + .../Chip/Skx/Include/KtiSi.h | 39 + .../Chip/Skx/Include/Protocol/CpuCsrAccess.h | 143 + .../Chip/Skx/Include/Setup/IioUniversalData.h | 187 + .../BaseMemoryCoreLib/Core/Include/CpuHost.h | 255 + .../Core/Include/CsrToPcieAddress.h | 42 + .../Core/Include/DataTypes.h | 111 + .../BaseMemoryCoreLib/Core/Include/MemHost.h | 328 + .../Core/Include/MemHostChipCommon.h | 122 + .../BaseMemoryCoreLib/Core/Include/MemRegs.h | 13 + .../Core/Include/MrcCommonTypes.h | 20 + .../Core/Include/PcieAddress.h | 65 + .../BaseMemoryCoreLib/Core/Include/Printf.h | 74 + .../BaseMemoryCoreLib/Core/Include/SysHost.h | 136 + .../Core/Include/SysHostChipCommon.h | 86 + .../BaseMemoryCoreLib/Core/Include/SysRegs.h | 68 + .../Core/Include/UsbDebugPort.h | 318 + .../Platform/Purley/Include/MemDefaults.h | 17 + .../Platform/Purley/Include/MemPlatform.h | 81 + .../Platform/Purley/Include/PlatformHost.h | 176 + .../Library/CsrToPcieLib/CpuCsrAccessDefine.h | 56 + .../Library/CsrToPcieLib/CsrToPcieDxeLib.inf | 85 + .../Library/CsrToPcieLib/CsrToPcieLib.c | 179 + .../Library/CsrToPcieLib/CsrToPciePeiLib.inf | 81 + .../CsrToPcieLibNull/BaseCsrToPcieLibNull.inf | 67 + .../Library/CsrToPcieLibNull/CsrToPcieLib.c | 41 + .../Library/DxeMmPciBaseLib/DxeMmPciBaseLib.c | 89 + .../DxeMmPciBaseLib/DxeMmPciBaseLib.inf | 60 + .../Library/DxeMmPciBaseLib/SmmMmPciBaseLib.c | 86 + .../DxeMmPciBaseLib/SmmMmPciBaseLib.inf | 60 + .../Library/MmPciBaseLib/MmPciBaseLib.c | 69 + .../Library/MmPciBaseLib/MmPciBaseLib.inf | 55 + .../Library/PcieAddressLib/PcieAddressLib.c | 305 + .../Library/PcieAddressLib/PcieAddressLib.inf | 70 + .../Chip/Common/CpuPciAccessCommon.c | 812 ++ .../Chip/Include/CpuCsrAccessDefine.h | 52 + .../ProcMemInit/Chip/Include/CpuPciAccess.h | 117 + .../Chip/Include/CpuPciAccessCommon.h | 83 + .../ProcMemInit/Chip/Include/Rc_Revision.h | 13 + .../Library/UsraAccessLib/CsrAccess.c | 118 + .../Library/UsraAccessLib/PcieAccess.c | 354 + .../Library/UsraAccessLib/UsraAccessLib.c | 235 + .../Library/UsraAccessLib/UsraAccessLib.h | 257 + .../Library/UsraAccessLib/UsraAccessLib.inf | 62 + .../IA32FamilyCpuPkg/IA32FamilyCpuPkg.dec | 609 ++ .../Include/Library/CpuConfigLib.h | 667 ++ .../Include/Protocol/IntelCpuPcdsSetDone.h | 18 + .../Pch/AcpiTables/Dsdt/GpioDefine.asl | 784 ++ .../Pch/AcpiTables/Dsdt/GpioLib.asl | 1024 +++ .../Pch/AcpiTables/Dsdt/IrqLink.asl | 607 ++ .../Pch/AcpiTables/Dsdt/Pch.asl | 833 ++ .../Pch/AcpiTables/Dsdt/PchAcpiTables.inf | 34 + .../Pch/AcpiTables/Dsdt/PchHda.asl | 306 + .../Pch/AcpiTables/Dsdt/PchHeci.asl | 22 + .../Pch/AcpiTables/Dsdt/PchIsh.asl | 21 + .../Pch/AcpiTables/Dsdt/PchNvs.asl | 270 + .../Pch/AcpiTables/Dsdt/PchPcie.asl | 202 + .../Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl | 216 + .../Pch/AcpiTables/Dsdt/PchSata.asl | 221 + .../Pch/AcpiTables/Dsdt/PchScs.asl | 8 + .../Pch/AcpiTables/Dsdt/PchSerialIo.asl | 7 + .../Pch/AcpiTables/Dsdt/PchXdci.asl | 8 + .../Pch/AcpiTables/Dsdt/PchXhci.asl | 557 ++ .../Pch/AcpiTables/Dsdt/RP01_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP02_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP03_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP04_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP05_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP06_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP07_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP08_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP09_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP10_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP11_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP12_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP13_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP14_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP15_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP16_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP17_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP18_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP19_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP20_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/TraceHubDebug.asl | 142 + .../Pch/AcpiTables/Dsdt/usbsbd.asl | 63 + .../Pch/Include/GpioConfig.h | 230 + .../Pch/Include/GpioPinsSklH.h | 298 + .../Pch/Include/GpioPinsSklLp.h | 201 + .../Pch/Include/Library/GpioLib.h | 777 ++ .../Pch/Include/Library/GpioNativeLib.h | 218 + .../Pch/Include/Library/PchCycleDecodingLib.h | 344 + .../Pch/Include/Library/PchGbeLib.h | 58 + .../Pch/Include/Library/PchInfoLib.h | 231 + .../Pch/Include/Library/PchP2sbLib.h | 154 + .../Pch/Include/Library/PchPcrLib.h | 190 + .../Pch/Include/Library/PchPmcLib.h | 56 + .../Pch/Include/Library/PchPolicyLib.h | 66 + .../Pch/Include/Library/PchSbiAccessLib.h | 156 + .../Pch/Include/Library/PchSerialIoLib.h | 212 + .../Pch/Include/Library/SpiFlashCommonLib.h | 96 + .../Pch/Include/PchAccess.h | 621 ++ .../Pch/Include/PchLimits.h | 102 + .../Pch/Include/PchPolicyCommon.h | 2212 +++++ .../Pch/Include/PchReservedResources.h | 81 + .../Pch/Include/PcieRegs.h | 279 + .../Pch/Include/Ppi/PchPcieDeviceTable.h | 124 + .../Pch/Include/Ppi/PchPolicy.h | 19 + .../Pch/Include/Ppi/PchReset.h | 93 + .../Pch/Include/Ppi/Spi.h | 25 + .../Pch/Include/Protocol/PchReset.h | 112 + .../Pch/Include/Protocol/Spi.h | 306 + .../Pch/Include/Register/PchRegsDci.h | 24 + .../Pch/Include/Register/PchRegsDmi.h | 188 + .../Pch/Include/Register/PchRegsEva.h | 110 + .../Pch/Include/Register/PchRegsFia.h | 81 + .../Pch/Include/Register/PchRegsGpio.h | 511 ++ .../Pch/Include/Register/PchRegsHda.h | 226 + .../Pch/Include/Register/PchRegsHsio.h | 171 + .../Pch/Include/Register/PchRegsIsh.h | 51 + .../Pch/Include/Register/PchRegsItss.h | 68 + .../Pch/Include/Register/PchRegsLan.h | 135 + .../Pch/Include/Register/PchRegsLpc.h | 430 + .../Pch/Include/Register/PchRegsP2sb.h | 100 + .../Pch/Include/Register/PchRegsPcie.h | 513 ++ .../Pch/Include/Register/PchRegsPcr.h | 64 + .../Pch/Include/Register/PchRegsPmc.h | 627 ++ .../Pch/Include/Register/PchRegsPsf.h | 210 + .../Pch/Include/Register/PchRegsPsth.h | 46 + .../Pch/Include/Register/PchRegsSata.h | 634 ++ .../Pch/Include/Register/PchRegsScs.h | 152 + .../Pch/Include/Register/PchRegsSerialIo.h | 282 + .../Pch/Include/Register/PchRegsSmbus.h | 134 + .../Pch/Include/Register/PchRegsSpi.h | 291 + .../Pch/Include/Register/PchRegsThermal.h | 93 + .../Pch/Include/Register/PchRegsTraceHub.h | 125 + .../Pch/Include/Register/PchRegsUsb.h | 463 + .../Pch/Include/SaRegs.h | 700 ++ .../Library/PchResetCommonLib.h | 59 + .../Pch/IncludePrivate/PchHHsioAx.h | 16 + .../Pch/IncludePrivate/PchHHsioBx.h | 16 + .../Pch/IncludePrivate/PchHHsioDx.h | 16 + .../Pch/IncludePrivate/PchHsio.h | 147 + .../Pch/IncludePrivate/PchLbgHsioAx.h | 16 + .../Pch/IncludePrivate/PchLbgHsioBx.h | 17 + .../Pch/IncludePrivate/PchLbgHsioBxD.h | 19 + .../Pch/IncludePrivate/PchLbgHsioBxD_Ext.h | 19 + .../Pch/IncludePrivate/PchLbgHsioBx_Ext.h | 17 + .../Pch/IncludePrivate/PchLbgHsioSx.h | 17 + .../Pch/IncludePrivate/PchLbgHsioSx_Ext.h | 17 + .../Pch/IncludePrivate/PchLpHsioBx.h | 16 + .../Pch/IncludePrivate/PchLpHsioCx.h | 16 + .../Pch/IncludePrivate/PchPolicyHob.h | 18 + .../DxeRuntimeResetSystemLib.inf | 63 + .../DxeRuntimeResetSystemLib/PchReset.c | 633 ++ .../DxeRuntimeResetSystemLib/PchReset.h | 105 + .../Pch/Library/PeiDxeSmmGpioLib/GpioInit.c | 403 + .../Pch/Library/PeiDxeSmmGpioLib/GpioLib.c | 2738 ++++++ .../Library/PeiDxeSmmGpioLib/GpioLibrary.h | 216 + .../Library/PeiDxeSmmGpioLib/GpioNativeLib.c | 448 + .../Library/PeiDxeSmmGpioLib/PchSklGpioData.c | 59 + .../PeiDxeSmmGpioLib/PeiDxeSmmGpioLib.inf | 48 + .../PchCycleDecodingLib.c | 1169 +++ .../PeiDxeSmmPchCycleDecodingLib.inf | 33 + .../Library/PeiDxeSmmPchGbeLib/PchGbeLib.c | 160 + .../PeiDxeSmmPchGbeLib/PeiDxeSmmPchGbeLib.inf | 37 + .../Library/PeiDxeSmmPchInfoLib/PchInfoLib.c | 505 ++ .../PeiDxeSmmPchInfoLib/PchInfoStrLib.c | 291 + .../PeiDxeSmmPchInfoLib.inf | 32 + .../Library/PeiDxeSmmPchP2sbLib/PchP2sbLib.c | 331 + .../PeiDxeSmmPchP2sbLib.inf | 30 + .../Library/PeiDxeSmmPchPcrLib/PchPcrLib.c | 453 + .../PeiDxeSmmPchPcrLib/PeiDxeSmmPchPcrLib.inf | 31 + .../Library/PeiDxeSmmPchPmcLib/PchPmcLib.c | 153 + .../PeiDxeSmmPchPmcLib/PeiDxeSmmPchPmcLib.inf | 31 + .../PchSbiAccessLib.c | 370 + .../PeiDxeSmmPchSbiAccessLib.inf | 31 + .../Library/PeiPchPolicyLib/PchPrintPolicy.c | 730 ++ .../Library/PeiPchPolicyLib/PeiPchPolicyLib.c | 581 ++ .../PeiPchPolicyLib/PeiPchPolicyLib.inf | 48 + .../PeiPchPolicyLib/PeiPchPolicyLibrary.h | 25 + .../Library/PeiPchPolicyLib/Rvp3PolicyLib.c | 205 + .../SmmSpiFlashCommonLib.inf | 50 + .../SmmSpiFlashCommonLib/SpiFlashCommon.c | 192 + .../SpiFlashCommonSmmLib.c | 53 + .../BasePchResetCommonLib.inf | 27 + .../BasePchResetCommonLib/PchResetCommon.c | 168 + .../Intel/PurleyRefreshSiliconPkg/SiPkg.dec | 390 + .../SiPkgCommonLib.dsc | 33 + .../PurleyRefreshSiliconPkg/SiPkgDxeLib.dsc | 22 + .../PurleyRefreshSiliconPkg/SiPkgPeiLib.dsc | 12 + 401 files changed, 91922 insertions(+) create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Am= lOffsetTable.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Bo= ardAcpiDxe.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Bo= ardAcpiDxe.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Bo= ardAcpiDxe.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Bo= ardAcpiDxeDsdt.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/AMLUPD.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/CommonPlatform.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/DSDT.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Gpe.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/HostBus.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/IioPcieHotPlugGpeHandler.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/IioPcieRootPortHotPlug.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Itss.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Mother.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Os.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC00.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC01.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC02.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC03.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC04.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC05.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC06.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC06Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC07.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC08.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC09.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC10.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC11.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC12.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC12Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC13.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC14.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC15.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC16.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC17.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC18.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC18Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC19.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC20.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC21.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC22.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC23.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC24.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC25.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC26.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC27.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC28.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC29.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC30.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC31.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC32.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC33.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC34.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC35.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC36.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC37.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC38.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC39.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC40.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC41.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC42.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC43.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC44.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC45.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC46.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PC47.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Pch.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PchApic.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PchEhci1.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PchEhci2.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PchGbe.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PchLpc.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PchSata.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PchXhci.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PciCrs.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PciIrq.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PcieHp.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PcieHpDev.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PcieNonHpDev.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PcieSeg.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Platform.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PlatformGpe.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/PlatformPciTree_WFP.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Sck1Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Sck2Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Sck3Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Uncore0.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Uncore1.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Uncore2.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/Uncore3.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Ds= dt/WFPPlatform.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/GitEd= k2MinMtOlympus.bat create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BasePlatformHookLib/BasePlatformHookLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BasePlatformHookLib/BasePlatformHookLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardAcpiLib/DxeBoardAcpiTableLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardAcpiLib/DxeBoardAcpiTableLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardAcpiLib/DxeMtOlympusAcpiTableLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardAcpiLib/SmmBoardAcpiEnableLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardAcpiLib/SmmBoardAcpiEnableLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardAcpiLib/SmmMtOlympusAcpiEnableLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardAcpiLib/SmmSiliconAcpiEnableLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/AllLanesEparam.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/GpioTable.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/IioBifur.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/PeiBoardInitPostMemLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/PeiBoardInitPostMemLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/PeiBoardInitPreMemLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/PeiBoardInitPreMemLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/PeiMtOlympusDetect.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/PeiMtOlympusInitLib.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/PeiMtOlympusInitPostMemLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/PeiMtOlympusInitPreMemLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Libra= ry/BoardInitLib/UsbOC.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/OpenB= oardPkg.dsc create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/OpenB= oardPkg.fdf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Platf= ormPkgBuildOption.dsc create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Platf= ormPkgConfig.dsc create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Platf= ormPkgPcd.dsc create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Struc= tureConfig.dsc create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/bld.b= at create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/build= _board.py create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/build= _config.cfg create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/logo.= txt create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/postb= uild.bat create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/prebu= ild.bat create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Librar= y/IpmiLibKcs/IpmiLibKcs.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Librar= y/IpmiLibKcs/IpmiLibKcs.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Librar= y/IpmiLibKcs/KcsBmc.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Librar= y/IpmiLibKcs/KcsBmc.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Librar= y/IpmiPlatformHookLib/IpmiPlatformHookLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Librar= y/IpmiPlatformHookLib/IpmiPlatformHookLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Acpi/GlobalN= vs.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Acpi/GlobalN= vsAreaDef.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Guid/PchRcVa= riable.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Guid/SetupVa= riable.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/IioBifurcati= onSlotTable.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Platform.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Ppi/SystemBo= ard.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Protocol/Pci= IovPlatform.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/SetupTable.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/SioRegs.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/OpenBoardPkg.dec create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Override/Platform/In= tel/MinPlatformPkg/Bds/Library/DxePlatformBootManagerLib/BdsPlatform.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Override/Platform/In= tel/MinPlatformPkg/Bds/Library/DxePlatformBootManagerLib/BdsPlatform.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Override/Platform/In= tel/MinPlatformPkg/Bds/Library/DxePlatformBootManagerLib/DxePlatformBootMan= agerLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Override/Platform/In= tel/MinPlatformPkg/Bds/Library/DxePlatformBootManagerLib/MemoryTest.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Override/Platform/In= tel/MinPlatformPkg/Bds/Library/DxePlatformBootManagerLib/PlatformBootOption= .c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/IoAp= ic.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciI= ovPlatformPolicy.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciI= ovPlatformPolicy.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciP= latform.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciP= latform.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciP= latform.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciP= latformHooks.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciP= latformHooks.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciS= upportLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciS= upportLib.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/IioUdsDataDxe= /IioUdsDataDxe.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/IioUdsDataDxe= /IioUdsDataDxe.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/IioUdsDataDxe= /IioUdsDataDxe.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/Library/Silic= onPolicyInitLib/SiliconPolicyInitLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/Library/Silic= onPolicyInitLib/SiliconPolicyInitLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/Library/Silic= onPolicyUpdateLib/PchPolicyUpdateUsb.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/Library/Silic= onPolicyUpdateLib/SiliconPolicyUpdateLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/Library/Silic= onPolicyUpdateLib/SiliconPolicyUpdateLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/PlatformCpuPo= licy/PlatformCpuPolicy.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/PlatformCpuPo= licy/PlatformCpuPolicy.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/S3NvramSave/S= 3NvramSave.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/S3NvramSave/S= 3NvramSave.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/S3NvramSave/S= 3NvramSave.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/SystemBoard/S= ystemBoardCommon.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/SystemBoard/S= ystemBoardPei.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/SystemBoard/S= ystemBoardPei.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/SystemBoard/S= ystemBoardPei.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Iio/Include/Prot= ocol/IioSystem.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Mem= oryConfigData.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Mem= oryMapData.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Par= tialMirrorGuid.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Smr= amMemoryReserve.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Soc= ketCommonRcVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Soc= ketIioVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Soc= ketMemoryVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Soc= ketMpLinkVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Soc= ketPciResourceData.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Soc= ketPowermanagementVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Soc= ketProcessorCoreVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Soc= ketVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/= CpuPpmLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/= CsrToPcieAddress.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/= MmPciBaseLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/= PcieAddress.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/= PciePlatformHookLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/= UsraAccessApi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/MaxSocke= t.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Ppi/Sili= conRegAccess.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Protocol= /IioUds.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Protocol= /PciCallback.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Protocol= /SiliconRegAccess.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/SocketCo= nfiguration.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/UncoreCo= mmonIncludes.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/UsraAcce= ssType.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Chip/Skx/Include/Iio/IioConfig.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Chip/Skx/Include/Iio/IioPlatformData.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Chip/Skx/Include/Iio/IioRegs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Chip/Skx/Include/Iio/IioSetupDefinitions.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Chip/Skx/Include/KtiDisc.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Chip/Skx/Include/KtiHost.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Chip/Skx/Include/KtiSi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Chip/Skx/Include/Protocol/CpuCsrAccess.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Chip/Skx/Include/Setup/IioUniversalData.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/CpuHost.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/CsrToPcieAddress.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/DataTypes.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/MemHost.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/MemHostChipCommon.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/MemRegs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/MrcCommonTypes.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/PcieAddress.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/Printf.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/SysHost.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/SysHostChipCommon.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/SysRegs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Core/Include/UsbDebugPort.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Platform/Purley/Include/MemDefaults.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Platform/Purley/Include/MemPlatform.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemo= ryCoreLib/Platform/Purley/Include/PlatformHost.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPci= eLib/CpuCsrAccessDefine.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPci= eLib/CsrToPcieDxeLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPci= eLib/CsrToPcieLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPci= eLib/CsrToPciePeiLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPci= eLibNull/BaseCsrToPcieLibNull.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPci= eLibNull/CsrToPcieLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/DxeMmPci= BaseLib/DxeMmPciBaseLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/DxeMmPci= BaseLib/DxeMmPciBaseLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/DxeMmPci= BaseLib/SmmMmPciBaseLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/DxeMmPci= BaseLib/SmmMmPciBaseLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/MmPciBas= eLib/MmPciBaseLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/MmPciBas= eLib/MmPciBaseLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/PcieAddr= essLib/PcieAddressLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/PcieAddr= essLib/PcieAddressLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/ProcMemI= nit/Chip/Common/CpuPciAccessCommon.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/ProcMemI= nit/Chip/Include/CpuCsrAccessDefine.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/ProcMemI= nit/Chip/Include/CpuPciAccess.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/ProcMemI= nit/Chip/Include/CpuPciAccessCommon.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/ProcMemI= nit/Chip/Include/Rc_Revision.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/UsraAcce= ssLib/CsrAccess.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/UsraAcce= ssLib/PcieAccess.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/UsraAcce= ssLib/UsraAccessLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/UsraAcce= ssLib/UsraAccessLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/UsraAcce= ssLib/UsraAccessLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Override/IA32Fam= ilyCpuPkg/IA32FamilyCpuPkg.dec create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Override/IA32Fam= ilyCpuPkg/Include/Library/CpuConfigLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Override/IA32Fam= ilyCpuPkg/Include/Protocol/IntelCpuPcdsSetDone.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/GpioDefine.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/GpioLib.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/IrqLink.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/Pch.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchAcpiTables.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchHda.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchHeci.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchIsh.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchNvs.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchPcie.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchRstPcieStorage.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchSata.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchScs.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchSerialIo.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchXdci.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/PchXhci.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP01_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP02_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP03_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP04_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP05_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP06_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP07_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP08_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP09_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP10_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP11_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP12_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP13_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP14_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP15_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP16_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP17_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP18_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP19_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/RP20_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/TraceHubDebug.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/D= sdt/usbsbd.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Gpio= Config.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Gpio= PinsSklH.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Gpio= PinsSklLp.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/GpioLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/GpioNativeLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/PchCycleDecodingLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/PchGbeLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/PchInfoLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/PchP2sbLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/PchPcrLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/PchPmcLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/PchPolicyLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/PchSbiAccessLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/PchSerialIoLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libr= ary/SpiFlashCommonLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/PchA= ccess.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/PchL= imits.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/PchP= olicyCommon.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/PchR= eservedResources.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Pcie= Regs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Ppi/= PchPcieDeviceTable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Ppi/= PchPolicy.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Ppi/= PchReset.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Ppi/= Spi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Prot= ocol/PchReset.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Prot= ocol/Spi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsDci.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsDmi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsEva.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsFia.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsGpio.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsHda.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsHsio.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsIsh.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsItss.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsLan.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsLpc.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsP2sb.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsPcie.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsPcr.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsPmc.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsPsf.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsPsth.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsSata.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsScs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsSerialIo.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsSmbus.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsSpi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsThermal.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsTraceHub.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regi= ster/PchRegsUsb.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/SaRe= gs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/Library/PchResetCommonLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchHHsioAx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchHHsioBx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchHHsioDx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchHsio.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchLbgHsioAx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchLbgHsioBx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchLbgHsioBxD.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchLbgHsioBxD_Ext.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchLbgHsioBx_Ext.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchLbgHsioSx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchLbgHsioSx_Ext.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchLpHsioBx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchLpHsioCx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePriva= te/PchPolicyHob.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/DxeR= untimeResetSystemLib/DxeRuntimeResetSystemLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/DxeR= untimeResetSystemLib/PchReset.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/DxeR= untimeResetSystemLib/PchReset.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmGpioLib/GpioInit.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmGpioLib/GpioLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmGpioLib/GpioLibrary.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmGpioLib/GpioNativeLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmGpioLib/PchSklGpioData.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmGpioLib/PeiDxeSmmGpioLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchCycleDecodingLib/PchCycleDecodingLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchCycleDecodingLib/PeiDxeSmmPchCycleDecodingLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchGbeLib/PchGbeLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchGbeLib/PeiDxeSmmPchGbeLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchInfoLib/PchInfoLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchInfoLib/PchInfoStrLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchInfoLib/PeiDxeSmmPchInfoLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchP2sbLib/PchP2sbLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchP2sbLib/PeiDxeSmmPchP2sbLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchPcrLib/PchPcrLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchPcrLib/PeiDxeSmmPchPcrLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchPmcLib/PchPmcLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchPmcLib/PeiDxeSmmPchPmcLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchSbiAccessLib/PchSbiAccessLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiD= xeSmmPchSbiAccessLib/PeiDxeSmmPchSbiAccessLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiP= chPolicyLib/PchPrintPolicy.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiP= chPolicyLib/PeiPchPolicyLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiP= chPolicyLib/PeiPchPolicyLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiP= chPolicyLib/PeiPchPolicyLibrary.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiP= chPolicyLib/Rvp3PolicyLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/SmmS= piFlashCommonLib/SmmSpiFlashCommonLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/SmmS= piFlashCommonLib/SpiFlashCommon.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/SmmS= piFlashCommonLib/SpiFlashCommonSmmLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/LibraryPriva= te/BasePchResetCommonLib/BasePchResetCommonLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/LibraryPriva= te/BasePchResetCommonLib/PchResetCommon.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/SiPkg.dec create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/SiPkgCommonLib.d= sc create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/SiPkgDxeLib.dsc create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/SiPkgPeiLib.dsc --=20 2.27.0.windows.1