From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by mx.groups.io with SMTP id smtpd.web11.254.1652838061810689462 for ; Tue, 17 May 2022 18:41:02 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="unable to parse pub key" header.i=@intel.com header.s=intel header.b=QIY29hVu; spf=pass (domain: intel.com, ip: 134.134.136.24, mailfrom: chasel.chiu@intel.com) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1652838061; x=1684374061; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=+pN3Sw3ljPoD42ytx5r18q3vUVX4KMDLQQpmVZwzCHI=; b=QIY29hVuJ2Ie1ayV2QAavLPkHIcpwbpV8eDlhQ6BBRu0BUVEChOXCWVM shAevlYhW4GNYMDgM6StkdSyFpfUAwF27wolVPpbOR1uo6K3C+jhJ5cff 1T1t1er+PFbOb4zZj0m0gCGstYDffFlY1LNJnXNvUtIfu2E/JyBDZ/5JD dKqEAnwNIlF6GMuPRXo2OCzdz7knCPUWMdSmg72TdEfXe2sXwmjb+hQcS sKQ+zG9RLe2ed8ZYmVhSM7W4ZdHC9hfodyYpoQXTrOtXynL4tpXHyP1t4 OaHw9CcuB9FM4UDJh6OhDBcf+dMPdbulwtn/xWGwotmOIp4wGkECja5SX g==; X-IronPort-AV: E=McAfee;i="6400,9594,10350"; a="271114913" X-IronPort-AV: E=Sophos;i="5.91,233,1647327600"; d="scan'208";a="271114913" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 17 May 2022 18:40:58 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.91,233,1647327600"; d="scan'208";a="569186691" Received: from fmsmsx604.amr.corp.intel.com ([10.18.126.84]) by orsmga007.jf.intel.com with ESMTP; 17 May 2022 18:40:58 -0700 Received: from fmsmsx609.amr.corp.intel.com (10.18.126.89) by fmsmsx604.amr.corp.intel.com (10.18.126.84) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2308.27; Tue, 17 May 2022 18:40:58 -0700 Received: from fmsmsx605.amr.corp.intel.com (10.18.126.85) by fmsmsx609.amr.corp.intel.com (10.18.126.89) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2308.27; Tue, 17 May 2022 18:40:57 -0700 Received: from FMSEDG603.ED.cps.intel.com (10.1.192.133) by fmsmsx605.amr.corp.intel.com (10.18.126.85) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2308.27 via Frontend Transport; Tue, 17 May 2022 18:40:57 -0700 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (104.47.58.103) by edgegateway.intel.com (192.55.55.68) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2308.27; Tue, 17 May 2022 18:40:57 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=YIRS8krDHsKibOl1XA4yAm2QhQKXqDPemaWML+wi44ZmZwnnPINiPagzSnRGV6oGlKxof4Bckzrbg7BxMH0g6r3ONdgr6OOkyRmeOSF4/dJS2R3joVo3163iPaHO/2jSa9tbAOPgQ97OK/MhExY4irRJlfhrdipKeVohAxXn6th3ULEJHjnDEnOUFOBDX4c3MaN8tun3Lm5CSwl3IG+IaP/EKQ+PDLQwwJLgYJk3YdqU2harZ8VzQjextu+Eh78Gd1fpBVx7rR0f7Dicijdm0wF3+2vm1VsUQJvajlpWlUBu3HyNCWOhZxjo7H1MqM6+BR5oQ/t9084PcrPZ8GNDnw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=MpJ1b0W2r2+lCwAMUivKKk+H51JmlDSd4saoYX4LVVU=; b=V0Uxea7nkDkPvUwDa4w+JpeYnxvd2svYY5wkYDfXZhahO0XNRyTleFd76L9O9K6c9LOCquQeihnlNWfqKyYB4f2MIlpChSBnZBbV2NWkPTFSFu8zRyooCSeUhVR+I03wC7UScRVSKExz8FOsDEYNUDsE31HzKlyxaSO8mycbENgzvFPCG63pMfM142BuC19rRmaKDSlPve/zhSJFkxi/WE36eT0DcXPf7gLjm0Hh0T8OZYI7+Kh1eOqrUI9NYX0B9zNVpcCAmvpcJ1E87KxROmuBFLcjt6XAkKEifCoonXRLQ70H3IfsP9s5esTd2pqAIsc1KQ6Y4E+tH96HfIbn8A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from BN9PR11MB5483.namprd11.prod.outlook.com (2603:10b6:408:104::10) by MN2PR11MB4189.namprd11.prod.outlook.com (2603:10b6:208:139::33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5250.15; Wed, 18 May 2022 01:40:55 +0000 Received: from BN9PR11MB5483.namprd11.prod.outlook.com ([fe80::c076:6436:db8e:ee22]) by BN9PR11MB5483.namprd11.prod.outlook.com ([fe80::c076:6436:db8e:ee22%8]) with mapi id 15.20.5250.018; Wed, 18 May 2022 01:40:55 +0000 From: "Chiu, Chasel" To: "Duggapu, Chinni B" , "devel@edk2.groups.io" CC: "Desimone, Nathaniel L" , "Zeng, Star" , "S, Ashraf Ali" Subject: Re: [PATCH v5 1/2] IntelFsp2Pkg: FSP_TEMP_RAM_INIT call must follow X64 Calling Convention Thread-Topic: [PATCH v5 1/2] IntelFsp2Pkg: FSP_TEMP_RAM_INIT call must follow X64 Calling Convention Thread-Index: AQHYacpSAPuch45daEaLy0LZPJlQE60j3NKg Date: Wed, 18 May 2022 01:40:54 +0000 Message-ID: References: <20220517084401.1805-1-chinni.b.duggapu@intel.com> <20220517084401.1805-2-chinni.b.duggapu@intel.com> In-Reply-To: <20220517084401.1805-2-chinni.b.duggapu@intel.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.6.401.20 authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: b982429a-35b2-4c84-8ba4-08da386f72eb x-ms-traffictypediagnostic: MN2PR11MB4189:EE_ x-microsoft-antispam-prvs: x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: uDEvEUfKncg+7mBiGAxWT2Yts16879aS4tLi3YaonMWqt89T1APqJ9VkKD1UQpU2lC+e4qZnQ3mHIe+xvMurQz/9QW2KnnHbx2UVTxwNsW4yPPh+y9TY0i3VvdIdqPPeq1Zcz9Lma/9cKkHIkJXQWlVTB0o3UD0SKquiE6n+7mH4oMB8b3sVG6W9p6hrLO9cg3H/PIXofqtQTL0uQ7JOBCZc30bsBNTefpy/Ton58J7RI7bGlOTZ2TBH1giNpEjCtAXwgqQZxhCooGP0lKJ61xQEUcDgexFJ+sQyn/qupOTrGv43w2jlKYgg9NIvqaMeykvuFx4hKJhoO0idkcsQ5zX1owp9M46saZImNeoM1OMa3td13oza1WFd7aX+E0gADqdHeI/9I6LgBL+ERPbFsAdUbkI+uZew2PW1FYqehkOX/6vekLjMw9edRoVn2TUR+kMm/9CJnXs1zYj0PN5A+aoVCoJWFX8XrXbZh5I5smxYHspbmdoELsyUwhki0oDp6L9oj7BaFYiHAH91qWMaXwTFGJath0lHN8oKhnREZVpFLR7H1d5lJL3sqiI9Yf4X5CT0yORtl5lb7R5FH4vce37ngVFavCsTjcYr6O6F2P2nJUXAIAeeQ69WbpKpZEw4FJ8OG1bfPqyyQ+GYEYc2ThLBpZBh7Mpy4WXgZU3d2OLDtIPJv2TAWtKxjuaUoS+DacTfjv361OGNgIPaU9BtTasc6xaxdA4mL1jM8hGebtJkkCKR6ViR3oMtJe53FwgU9e9jX8WhTIweBl52H/QmyE09cYWYRQiNvh75kIbcdyE= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BN9PR11MB5483.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(366004)(122000001)(83380400001)(19627235002)(107886003)(316002)(9686003)(55016003)(6506007)(66556008)(66476007)(66946007)(66446008)(2906002)(71200400001)(508600001)(53546011)(52536014)(8936002)(38070700005)(26005)(76116006)(64756008)(4326008)(86362001)(82960400001)(7696005)(186003)(54906003)(110136005)(33656002)(38100700002)(5660300002)(8676002);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?LTRfR6S0sMNAK0wGGTqe7li1j+RBwoHa6rci5eRzUdAoWE8AdIER1zXwgpxb?= =?us-ascii?Q?hOjg3DnbBIkyJZnimHZ1Iy08TvYJNzl4cd5tJnm/S5ofl2VATDmw3PgImAzG?= =?us-ascii?Q?Qpi+Qe7M7U+Izdcu2aaA8c8i0I+nwpjIEO5urM1aGqTP9yPYQu8nsPOM5owv?= =?us-ascii?Q?0zFbG2tnhOfYOfTPN4FIt1ukc0z70icIHe8dFfWEumyKbrsFSgi/WOMVY1f9?= =?us-ascii?Q?J5luF/vJXAjeA2UXHL60YKX2ixfUNcISb7NEBTiZvvI50LjnQU6uUd9I2I6T?= =?us-ascii?Q?8FBSuuouPp279fkp2NYnsF6itQXzsOz0Js28kakMy4j6csIhegUCE0Pcyq3k?= =?us-ascii?Q?+uKU9pCdJplEm4z4aMSiCNrhmkkfhTxBmpQOcJso29crUi9RJdObNpMOHSsT?= =?us-ascii?Q?+e6mxs8KTLGF2EZVFVZGPDQ47InDrK1W4Ob/PJdFcrB4qzzYcAUhkiZjuhD3?= =?us-ascii?Q?yft86wlnnwR6hFRhtxeiuPq0O16qIdhPT1HVL+EHlDk20wkJV6PEs7W0vKlL?= =?us-ascii?Q?bpWWyetPLgMFz825S5pc0IObg3Mhcw+zWE8/gdnzfOkZB67AXC8JJ8GYQntC?= =?us-ascii?Q?GsIyCqXPgQyKIXJS4XW4W0cQv4ATDQf5/Q+7dVSUP6gIHEKD+AeouN0cmrBK?= =?us-ascii?Q?KQ9Ulo6Q9/bYUBegz8zYvHkHOGIOwFKxFM18LSBnYEHdmHUl8QmLQ7sV70nK?= =?us-ascii?Q?CvqX8t07UyhmVhBaCjZOeh8A/DlPbnCdEJsiczLuzQyR/5SEuy/FDZ9CdtQB?= =?us-ascii?Q?M7hlk0uhREfpY2oglO49PIrM+V54K9oDby8xTuIJpeX1wjvzpBCbz3saPSO4?= =?us-ascii?Q?LBMPiTjxu1fFO2uhGoCxsRKWuIy3OfeqSEv2iubUZetIwWv1RnnwVgCzNkbH?= =?us-ascii?Q?KzLt/zxg/AeDpVjHdy5DDrD+Ujxx3oNI1E0d7e2yrASM8pVeuZDpb4pbK2fq?= =?us-ascii?Q?ZMF01A75a0ztnnX2B6bytuvMEIZYL4fZJG4A8nYQlzJZ89yP4dBuBIFYnbjq?= =?us-ascii?Q?DMC8796yPL5N+2+JpvqqwDaDL4jWN3xyDqa+IfId6iu6b8huM0jaICclrrjA?= =?us-ascii?Q?8z7Xh9frJmvaHKevdpWvlcEcVRf9C8gfqiUvikQmQsXjSEUR1+hh70IATpld?= =?us-ascii?Q?JjmAEk8LFzn5w2E2gd+siu/zCP6DNbWH3nGN0llmySC39u51WBGNGntVjEW6?= =?us-ascii?Q?Mw/yyxq2b2E5oKwkP78p4Yg4gwwXjytn5Y8ZJuvvegHqhPSaiNRqRBNvAp/z?= =?us-ascii?Q?BmyFa/WP2jgDKW3bh8wJUIgD+/a73QURE/J40I7LwjuuvBD2m6EiczTvqVDD?= =?us-ascii?Q?OvJnAjibTpmkpNT9+u8+rLSVALp/5UkVyQhVAcP5h8frsGbXGMVokkvNU4Vp?= =?us-ascii?Q?KU/mzL0bixr85l29EeQxTAjs5vlFDeSWY0gsVKKGX0lme5keszfh17OKgjx7?= =?us-ascii?Q?QgOIRbr+mFmEthjdrRNs/zxUM2K6xDaGyBsElJWHkWukUlHD6JlNUNJjMZr1?= =?us-ascii?Q?Tg3bDdE2J31EOOjydVLsyHTQs4VT3aJvgKaQz8UrBbtlittEFCZZEK4Ptins?= =?us-ascii?Q?hyLoV66WDNYHBv3L1oWBoXDzKMyoQo24QEMcoaCmbXLQzzmCbzc+xcvFE60d?= =?us-ascii?Q?8QNHD2G0STWPjfh7vR1bC52F5RcJQackUrN09uORi7OIX8ymj89iILFcwI/F?= =?us-ascii?Q?PSrWjH4ahsfNzqajb892eUJKvUJFDy72x01FdD75B/gJyclpanCE+sUVjOPI?= =?us-ascii?Q?09NWyuvTlQ=3D=3D?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BN9PR11MB5483.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: b982429a-35b2-4c84-8ba4-08da386f72eb X-MS-Exchange-CrossTenant-originalarrivaltime: 18 May 2022 01:40:54.6442 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: suJNLjpScTRXU85PRcReXXUFB8P5sxmXh7qQzSXuFGBtDQwf2p+0+EtfLb4ezF4CU/e8IH2vXTjPHU2DDNZlHg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4189 Return-Path: chasel.chiu@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Thanks for fixing a small coding issue! Reviewed-by: Chasel Chiu > -----Original Message----- > From: Duggapu, Chinni B > Sent: Tuesday, May 17, 2022 4:44 PM > To: devel@edk2.groups.io > Cc: Chiu, Chasel ; Desimone, Nathaniel L > ; Zeng, Star ; S, > Ashraf Ali > Subject: [PATCH v5 1/2] IntelFsp2Pkg: FSP_TEMP_RAM_INIT call must > follow X64 Calling Convention >=20 > REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3D3926 > This API accept one parameter using RCX and this is consumed in mutiple > sub functions. >=20 > Cc: Chasel Chiu > Cc: Nate DeSimone > Cc: Star Zeng > Cc: Ashraf Ali S > Signed-off-by: cbduggap > --- > IntelFsp2Pkg/FspSecCore/X64/FspApiEntryT.nasm | 39 ++++++++++--------- > .../Include/SaveRestoreSseAvxNasm.inc | 28 +++++++++++++ > 2 files changed, 48 insertions(+), 19 deletions(-) >=20 > diff --git a/IntelFsp2Pkg/FspSecCore/X64/FspApiEntryT.nasm > b/IntelFsp2Pkg/FspSecCore/X64/FspApiEntryT.nasm > index a9f5f28ed7..7dd89c531a 100644 > --- a/IntelFsp2Pkg/FspSecCore/X64/FspApiEntryT.nasm > +++ b/IntelFsp2Pkg/FspSecCore/X64/FspApiEntryT.nasm > @@ -114,7 +114,7 @@ endstruc > global ASM_PFX(LoadMicrocodeDefault) > ASM_PFX(LoadMicrocodeDefault): ; Inputs:- ; rsp -> > LoadMicrocodeParams pointer+ ; rcx -> LoadMicrocodeParams pointer = ; > Register Usage: ; rsp Preserved ; All others destroyed@@ -130,= 10 > +130,9 @@ ASM_PFX(LoadMicrocodeDefault): > cmp rsp, 0 jz ParamError- mov eax, dword [rsp + 8] = ; > Parameter pointer- cmp eax, 0+ cmp rcx, 0 jz ParamError-= mov > esp, eax+ mov rsp, rcx ; skip loading Microcode if the > MicrocodeCodeSize is zero ; and report error if size is less than 2k@@= - > 144,14 +143,14 @@ ASM_PFX(LoadMicrocodeDefault): > jne ParamError ; UPD structure is compliant with FSP spec 2.4-= mov > eax, dword [rsp + LoadMicrocodeParamsFsp24.MicrocodeCodeSize]- cmp > eax, 0+ mov rax, qword [rsp + > LoadMicrocodeParamsFsp24.MicrocodeCodeSize]+ cmp rax, 0 jz > Exit2- cmp eax, 0800h+ cmp rax, 0800h jl ParamError - = mov esi, > dword [rsp + LoadMicrocodeParamsFsp24.MicrocodeCodeAddr]- cmp esi, > 0+ mov rsi, qword [rsp + > LoadMicrocodeParamsFsp24.MicrocodeCodeAddr]+ cmp rsi, 0 jnz > CheckMainHeader ParamError:@@ -256,7 +255,8 @@ CheckAddress: > ; UPD structure is compliant with FSP spec 2.4 ; Is automatic size > detection ? mov rax, qword [rsp + > LoadMicrocodeParamsFsp24.MicrocodeCodeSize]- cmp rax, > 0ffffffffffffffffh+ mov rcx, 0ffffffffffffffffh+ cmp rax, rcx = jz > LoadMicrocodeDefault4 ; Address >=3D microcode region address + > microcode region size?@@ -321,8 +321,7 @@ > ASM_PFX(EstablishStackFsp): > ; ; Save parameter pointer in rdx ;- mov rdx, qword [rsp + = 8]-+ mov > rdx, rcx ; ; Enable FSP STACK ;@@ -420,7 +419,10 @@ > ASM_PFX(TempRamInitApi): > ; ENABLE_SSE ENABLE_AVX-+ ;+ ; Save Input Parameter in YMM10+ ;= + > SAVE_RCX ; ; Save RBP, RBX, RSI, RDI and RSP in YMM7, YMM8 and > YMM6 ;@@ -442,9 +444,8 @@ ASM_PFX(TempRamInitApi): > ; ; Check Parameter ;- mov rax, qword [rsp + 8]- cmp = rax, 0- > mov rax, 08000000000000002h+ cmp rcx, 0+ mov rcx, > 08000000000000002h jz TempRamInitExit ;@@ -455,18 +456,18 > @@ ASM_PFX(TempRamInitApi): > jnz TempRamInitExit ; Load microcode- LOAD_RSP+ LOAD_RCX > CALL_YMM ASM_PFX(LoadMicrocodeDefault) SAVE_UCODE_STATUS > rax ; Save microcode return status in SLOT 0 in YMM9 (upper > 128bits). ; @note If return value rax is not 0, microcode did not load,= but > continue and attempt to boot. ; Call Sec CAR Init- LOAD_RSP+ LOAD_RC= X > CALL_YMM ASM_PFX(SecCarInit) cmp rax, 0 jnz TempRamInitE= xit > - LOAD_RSP+ LOAD_RCX CALL_YMM ASM_PFX(EstablishStackFsp) cmp > rax, 0 jnz TempRamInitExitdiff --git > a/IntelFsp2Pkg/Include/SaveRestoreSseAvxNasm.inc > b/IntelFsp2Pkg/Include/SaveRestoreSseAvxNasm.inc > index e8bd91669d..38c807a311 100644 > --- a/IntelFsp2Pkg/Include/SaveRestoreSseAvxNasm.inc > +++ b/IntelFsp2Pkg/Include/SaveRestoreSseAvxNasm.inc > @@ -177,6 +177,30 @@ > LXMMN xmm5, %1, 1 %endmacro +;+; Upper half of > YMM10 to save/restore RCX+;+;+; Save RCX to YMM10[128:191]+; > Modified: XMM5 and YMM10+;++%macro SAVE_RCX 0+ LYMMN > ymm10, xmm5, 1+ SXMMN xmm5, 0, rcx+ SYMMN ymm10= , > 1, xmm5+ %endmacro++;+; Restore RCX from YMM10[128:191]+; > Modified: XMM5 and RCX+;++%macro LOAD_RCX 0+ LYMMN > ymm10, xmm5, 1+ movq rcx, xmm5+ %endmacro+ ; ; > YMM7[128:191] for calling stack ; arg 1:Entry@@ -231,6 +255,7 @@ > NextAddress: > ; Use CpuId instruction (CPUID.01H:EDX.SSE[bit 25] =3D 1) to > test ; whether the processor supports SSE instruction. = ;+ > mov r10, rcx mov rax, 1 cpuid = bt rdx, 25@@ - > 241,6 +266,7 @@ NextAddress: > ; bt ecx, 19 jnc SseError+ = mov rcx, > r10 ; ; Set OSFXSR bit (bit #9) & OSXMMEXCPT bit= (bit > #10)@@ -258,6 +284,7 @@ NextAddress: > %endmacro %macro ENABLE_AVX 0+ mov r10, rc= x > mov eax, 1 cpuid and ecx, 10000000h@@ -28= 0,5 +307,6 > @@ EnableAvx: > xgetbv ; result in edx:eax or = eax, 00000006h ; Set > XCR0 bit #1 and bit #2 to enable SSE state and AVX state xset= bv+ > mov rcx, r10 %endmacro -- > 2.36.0.windows.1