From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga05.intel.com (mga05.intel.com [192.55.52.43]) by mx.groups.io with SMTP id smtpd.web12.5.1626840450410892798 for ; Tue, 20 Jul 2021 21:07:30 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=rvx8PQRh; spf=pass (domain: intel.com, ip: 192.55.52.43, mailfrom: chasel.chiu@intel.com) X-IronPort-AV: E=McAfee;i="6200,9189,10051"; a="296929213" X-IronPort-AV: E=Sophos;i="5.84,257,1620716400"; d="scan'208";a="296929213" Received: from fmsmga004.fm.intel.com ([10.253.24.48]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Jul 2021 21:07:29 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.84,257,1620716400"; d="scan'208";a="495126446" Received: from orsmsx606.amr.corp.intel.com ([10.22.229.19]) by fmsmga004.fm.intel.com with ESMTP; 20 Jul 2021 21:07:28 -0700 Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX606.amr.corp.intel.com (10.22.229.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.10; Tue, 20 Jul 2021 21:07:28 -0700 Received: from orsmsx605.amr.corp.intel.com (10.22.229.18) by ORSMSX610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.10; Tue, 20 Jul 2021 21:07:28 -0700 Received: from ORSEDG601.ED.cps.intel.com (10.7.248.6) by orsmsx605.amr.corp.intel.com (10.22.229.18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4 via Frontend Transport; Tue, 20 Jul 2021 21:07:27 -0700 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (104.47.57.168) by edgegateway.intel.com (134.134.137.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2242.10; Tue, 20 Jul 2021 21:07:27 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=lsVSC8E9UnW5D4FZXJgaV4trJwgxtacdksY+1Zi/+AajO/9qtdTpgHiPWo6mJMWosaoLsq1BUpGI0fuieuna9dWM8oHDgReczWkKvQDCnoweTg7WV0AbS9S14WjNGyE3H1Vb6m1Futt7wVTLThQWnPVYoL03mUJynTuiuye6woAOWz9i9zYnnG8HGvhryrdvOwh4TReetJad5F34fPZ4cGmAZb9J2XEpaV51PCeiMKSxWhijnPajFoxU9XBCQ5wBND6V+N2PIdwGZ/NpLVRyqGzu0RTHvUqKtUt5iUY8Xyn2KjFCIfJauwrRWJp3Vlp/BcX8DhwulE4TSY4qImJnCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=jX3SHX/8Ns4Ekt3ryR0CpvyicDn4dYizVKm4QdNhXMI=; b=Yu2t1izeKHA5i6SCEJg9YOsZ1n9vRbs2wau+YlDLYO4Bau4lemBhNpWfiMG6V9BeP1JNKAewjV5I7VdinPu7iv3oysmcZx2Sck1IbY9FcT0eijG6X3c2SeefC8/HcCcq7+QWo9CYP0xjqxxEiiH88v7y2Jf+jDkeOOqq5Vz9enjSOA9lZHBBKW88Xq9meGIhz/YZaMJ0G6aUD9lVmJ3caedTZoL80ttEEGOs8Lxg0X/CDOtdYMn8GXsou82yeC0yMSX4YQS48DmfXEwhjQ7h0T49JhlT3Rm1gPbXNKtkwtj94gB/bQy9qc+2jkEB5ouRIgIdqQBdS1E8uD4ulz2BVw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=jX3SHX/8Ns4Ekt3ryR0CpvyicDn4dYizVKm4QdNhXMI=; b=rvx8PQRhSV4s4O/uI498blFbXRmDStUvPISvNw4UuTJKJgdImpGFIN5G+qz+K1RiWUXPleReE32mhSmrDxhDU7kexE/dvJs2LEpUobYOJYqH1aayOa15dS9YA8hXc4N/aXEVfD2+WlyPvVGTY8sPmNJhqZ6gCKPmb+iVwUl+56M= Received: from BN9PR11MB5483.namprd11.prod.outlook.com (2603:10b6:408:104::10) by BN6PR1101MB2130.namprd11.prod.outlook.com (2603:10b6:405:4f::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.29; Wed, 21 Jul 2021 04:07:25 +0000 Received: from BN9PR11MB5483.namprd11.prod.outlook.com ([fe80::79a3:c273:504e:ace2]) by BN9PR11MB5483.namprd11.prod.outlook.com ([fe80::79a3:c273:504e:ace2%8]) with mapi id 15.20.4331.034; Wed, 21 Jul 2021 04:07:25 +0000 From: "Chiu, Chasel" To: "Desimone, Nathaniel L" , "devel@edk2.groups.io" CC: "Oram, Isaac W" Subject: Re: [edk2-platforms] [PATCH V1] WhitleySiliconPkg: Improve comments for silicon policy structures Thread-Topic: [edk2-platforms] [PATCH V1] WhitleySiliconPkg: Improve comments for silicon policy structures Thread-Index: AQHXfaTzNzL9FnY9oka8212gV6CgnqtMz2jA Date: Wed, 21 Jul 2021 04:07:25 +0000 Message-ID: References: <20210720202202.4292-1-nathaniel.l.desimone@intel.com> In-Reply-To: <20210720202202.4292-1-nathaniel.l.desimone@intel.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.5.1.3 authentication-results: intel.com; dkim=none (message not signed) header.d=none;intel.com; dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 50fe7896-0758-4304-816d-08d94bfd0c70 x-ms-traffictypediagnostic: BN6PR1101MB2130: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:9508; x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: XCvRiAoELuJBdzSSHvskL5iKL/tE5d1UG78axMHUWzNxFns+Rv8gshjqzgADAB1XXmcbFsBWI0k6BTDFTTWdBSQwFJLrDIANWyRLz74bTv8dZzypZK2knyDkNpfB9G6bZFZXon8e2+BM4sBXqkJ++JCzXF9c+a6zZG7xoz9b6msxCZwU7cUkjie4+v5lU+zdXDoCXd0KTA6HStgLisuG0+vdF3BNzOM1Nc3HvX3yf8vFhLdqUlbWS4qkHByxbZBpRPRlYbMzfMWZcYY+A5VPr+4HABbt4TjtAxStlg+jTCWDkthSJsWn///OFbdYqPAkU8GEQVlcQDO5c6oYGd9lOyUaLHOEG2NLSFNSnLdmTa19wlZGcCavrHHgyCyxC9H8EGEb1bNKEKXgd8ILhPYBSdFZHvRQ5Vc9/rlUWT1a6pBTw6LDQG0kXjdO2aslChoYMf3G3dGwjW7sulQgLL0T04zlp/RVtqkTQWa8fY3nwAZ8lSDqxFMndv20cqe1IbIxNJ2pkQiYgEUwMO7txuQyLRallJyOSeQsboK2aPNVuD0+n6524FuCVEUAHzmzeCgSpIJbti9X4oD1jD/sv54/z9VIIka2HjLKzex4Y21HFUnDF37mcDaplclkxywEd6GeOyTFOFCYEC4yMc0diHtkZfD5x40KiNgsaQ+LWok+pes5oTqEWjCuZiGD7af2BHzRBBNhp4ruMe+jV6hJ6Z0Nwg== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BN9PR11MB5483.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(4636009)(366004)(396003)(136003)(346002)(376002)(39860400002)(8676002)(107886003)(55016002)(66556008)(64756008)(66476007)(66446008)(4326008)(9686003)(38100700002)(19627235002)(8936002)(71200400001)(76116006)(122000001)(66946007)(5660300002)(316002)(83380400001)(52536014)(478600001)(26005)(2906002)(7696005)(33656002)(53546011)(86362001)(6506007)(30864003)(186003)(110136005)(38070700004)(579004)(559001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?FkOkBHrhS1HVYv2fLqXdfp8njlHhpPgsCnvR0S8g3znpPPCoMOKJCyvcZUBC?= =?us-ascii?Q?lVktZ2fmSpaqo6BBYUlECYbpc8yUJKFei90RQzrSz77OfQn+xgCFLlWYF0xW?= =?us-ascii?Q?1UBFg6qI41MbzekqIqod6X27WDDLSWgk989UDI7IKo3NyB3sQVUqaijVxT9D?= =?us-ascii?Q?lHUV3F38+TkjjUw5d+oSqjSrSgzT+vDTxZECnHRRd8cRjLy6THMBmxWGYcCl?= =?us-ascii?Q?BsxYLMOYgjmcHYF8ZeOMdQBnntvXqwdHyba7+QlB3qGAfTaPZ5Nn6Xgtd2/g?= =?us-ascii?Q?U5J/BKgi2SqeWz4HJ4MADJgFD/pbLjFgNAkPWUSOHXvN/qxfDuhuZdmAJxB0?= =?us-ascii?Q?k4BcIglt7mt4YyATPJ37TpbOi3bBwYPVK+MzkD7pQYWb9Yk4c+ivBFi7bi+e?= =?us-ascii?Q?sI10ADujK+8D5x5yMMxpQIBVtvWL6Lba0cZ9sH4uJBVR9kr0noQwPe7v1AGd?= =?us-ascii?Q?C76ppuqXV0Mtzf6EqMmoAbYTS1OL/FOrnQe4BT7h+XXk4z0Q/VTx1HtNqrzc?= =?us-ascii?Q?7gET2Y1dvfNmwFQtOzPW+7xgpHxrwyaITCJNAEXI4s2J7sqpa8EMyPJxDczG?= =?us-ascii?Q?BqGtWaakJc7XzEGCdi6eACQ1YpwGClo58tJSSG6reir26MzUNqKAidxlP5el?= =?us-ascii?Q?nFGUv5bKHMT+1Uzgg4fzi+gCPNQbeD0/0wghExZgs7uhhzvAFBjzPpRsY4Wi?= =?us-ascii?Q?lzivsQ/uHeyvBBriNp8t71000iKsUtOj5MFJk8LRqkaUvh0KN+87MzogzBHa?= =?us-ascii?Q?G6DRMfU+NdM9dHgXR/f8eM80g1UrKZkJ23GC2L7KowR7wMXO7r2dITgFAWWq?= =?us-ascii?Q?xlcWdhakXfeUOdCqGmK9VxhdjNkrhP4KSm2zh/KCr9oMiIo1acAdJnc1ZPLM?= =?us-ascii?Q?qoBLrSa7kawpWs6upAyAml0wmla+GA/h9m9doi4tb3TS+Kzrdt17kp6fyQhT?= =?us-ascii?Q?aHUx2tX24+zItlLtDq0IOKfH4V4aQz6wz7DeS9oU0HCmNeJWCiDVIO166WXk?= =?us-ascii?Q?RlL7gtoKqxSib8WIt93S+tDa3916NsUYgRBHxtdwrHt2egKAvs88W1413qKS?= =?us-ascii?Q?/E282mt7lawwo3BUgjD8u8TdtwQjolFKog9Et8T5f+/mGGXDMtSapxuPRPi7?= =?us-ascii?Q?PmLmjiD6scVh1wNba0rlWjMZCMVmbjyw1xBW0Sxad1NJ6NkTvZTnl3fFdGJn?= =?us-ascii?Q?wgopyBZMbdnh9fR/Cr6YOldkXNElyBwezwuZcQqdIkEov5QYEiTey6xs5KV5?= =?us-ascii?Q?xKBvhgI8WBbT0Wr37aCb5kQ4AAR9BQCpOxY/MXJy+YsclRJwGRn+GXsp+EQ3?= =?us-ascii?Q?yUbq+SCm7B8JmX128FYkNnDi?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BN9PR11MB5483.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 50fe7896-0758-4304-816d-08d94bfd0c70 X-MS-Exchange-CrossTenant-originalarrivaltime: 21 Jul 2021 04:07:25.5651 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 6ldOFATgMzq26E7+ROogaVC3v0Bscrxq8j+JT4w2OP+mVgOt3bflEK2+DXNEjOJUkW6ATupEEJOgQ2zFTy0AVg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN6PR1101MB2130 Return-Path: chasel.chiu@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Hi Nate, Just one small feedbacks inline, please check them. With that resolved: Reviewed-by: Chasel Chiu =20 Thanks, Chasel > -----Original Message----- > From: Desimone, Nathaniel L > Sent: Wednesday, July 21, 2021 4:22 AM > To: devel@edk2.groups.io > Cc: Oram, Isaac W ; Chiu, Chasel > > Subject: [edk2-platforms] [PATCH V1] WhitleySiliconPkg: Improve comments = for > silicon policy structures >=20 > Signed-off-by: Nate DeSimone > Cc: Isaac Oram > Cc: Chasel Chiu > --- > .../Include/Ppi/RasImcS3Data.h | 6 + > .../Include/Ppi/UpiPolicyPpi.h | 5 +- > .../WhitleySiliconPkg/Include/Upi/KtiHost.h | 250 +++++++++--------- > .../SouthClusterLbg/Include/PchPolicyCommon.h | 9 + > .../SecurityIp/SecurityIpMkTme1v0_Inputs.h | 8 +- > .../SecurityIp/SecurityIpMkTme1v0_Outputs.h | 12 +- > .../SecurityIp/SecurityIpSgxTem1v0_Inputs.h | 43 +-- > .../Guid/SecurityIp/SecurityIpTdx1v0_Inputs.h | 4 +- > .../Security/Include/Guid/SecurityPolicy.h | 29 ++ > .../Include/Guid/SecurityPolicy_Flat.h | 4 +- > .../Library/SecurityPolicyDefinitions.h | 28 ++ > 11 files changed, 245 insertions(+), 153 deletions(-) create mode 10064= 4 > Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityPolicy.h > create mode 100644 > Silicon/Intel/WhitleySiliconPkg/Security/Include/Library/SecurityPolicyDe= finition > s.h >=20 > diff --git a/Silicon/Intel/WhitleySiliconPkg/Include/Ppi/RasImcS3Data.h > b/Silicon/Intel/WhitleySiliconPkg/Include/Ppi/RasImcS3Data.h > index 82725bc84..2198f8516 100644 > --- a/Silicon/Intel/WhitleySiliconPkg/Include/Ppi/RasImcS3Data.h > +++ b/Silicon/Intel/WhitleySiliconPkg/Include/Ppi/RasImcS3Data.h > @@ -44,7 +44,13 @@ EFI_STATUS > OUT VOID *Data > ); >=20 > +/** > + RAS IMC S3 Data PPI > +**/ > struct _RAS_IMC_S3_DATA_PPI { > + /** > + Retrieves data for S3 saved memory RAS features from non-volatile st= orage. > + **/ > RAS_IMC_S3_DATA_PPI_GET_IMC_S3_RAS_DATA GetImcS3RasData; }; >=20 > diff --git a/Silicon/Intel/WhitleySiliconPkg/Include/Ppi/UpiPolicyPpi.h > b/Silicon/Intel/WhitleySiliconPkg/Include/Ppi/UpiPolicyPpi.h > index e355dcaba..503c5c0ae 100644 > --- a/Silicon/Intel/WhitleySiliconPkg/Include/Ppi/UpiPolicyPpi.h > +++ b/Silicon/Intel/WhitleySiliconPkg/Include/Ppi/UpiPolicyPpi.h > @@ -24,6 +24,9 @@ >=20 > typedef struct _UPI_POLICY_PPI UPI_POLICY_PPI; >=20 > +/** > + UPI Policy Structure > +**/ > struct _UPI_POLICY_PPI { > /** > This member specifies the revision of the UPI_POLICY_PPI. This field= is used > to @@ -32,7 +35,7 @@ struct _UPI_POLICY_PPI { > to correctly interpret the content of the INTERFACE fields. > **/ > UINT32 Revision; > - KTI_HOST_IN Upi; > + KTI_HOST_IN Upi; ///< KTIRC input structure > }; >=20 > #endif // _UPI_POLICY_PPI_H_ > diff --git a/Silicon/Intel/WhitleySiliconPkg/Include/Upi/KtiHost.h > b/Silicon/Intel/WhitleySiliconPkg/Include/Upi/KtiHost.h > index cf558b3d3..e793cc647 100644 > --- a/Silicon/Intel/WhitleySiliconPkg/Include/Upi/KtiHost.h > +++ b/Silicon/Intel/WhitleySiliconPkg/Include/Upi/KtiHost.h > @@ -99,28 +99,31 @@ typedef struct { > KTI_RESERVED_2 Phy[MAX_FW_KTI_PORTS]; } KTI_RESERVED_4; >=20 > -// > -// PHY settings that are system dependent. Need 1 of these for each > socket/link/freq. > -// > +/** > + Per Lane PHY Configuration >=20 > + These PHY settings are system dependent. Every socket/link/freq requir= es an > instance of this structure. > +**/ > typedef struct { > - UINT8 SocketID; > - UINT8 AllLanesUseSameTxeq; > - UINT8 Freq; > - UINT32 Link; > - UINT32 TXEQL[20]; > - UINT32 CTLEPEAK[5]; > + UINT8 SocketID; ///< Socket ID > + UINT8 AllLanesUseSameTxeq; ///< Use same TXEQ on all lanes > + UINT8 Freq; ///< The Link Speed these TXEQ settings = should be used > for > + UINT32 Link; ///< Port Number > + UINT32 TXEQL[20]; ///< TXEQ Settings > + UINT32 CTLEPEAK[5]; ///< CTLE Peaking Settings > } PER_LANE_EPARAM_LINK_INFO; >=20 > -// > -// This is for full speed mode, all lanes have the same TXEQ setting -// > +/** > + All Lanes PHY Configuration > + > + This is for full speed mode, all lanes have the same TXEQ setting **/ > typedef struct { > - UINT8 SocketID; > - UINT8 Freq; > - UINT32 Link; > - UINT32 AllLanesTXEQ; > - UINT8 CTLEPEAK; > + UINT8 SocketID; ///< Socket ID > + UINT8 Freq; ///< The Link Speed these TXEQ settings = should be used > for > + UINT32 Link; ///< Port Number > + UINT32 AllLanesTXEQ; ///< TXEQ Setting > + UINT8 CTLEPEAK; ///< CTLE Peaking Setting > } ALL_LANES_EPARAM_LINK_INFO; >=20 > #define ADAPTIVE_CTLE 0x3f > @@ -173,130 +176,141 @@ typedef struct { > KTI_CPU_PHY_SETTING Phy[MAX_FW_KTI_PORTS]; > } KTI_CPU_SETTING; >=20 > -// > -// KTIRC input structure > -// > +/** > + KTIRC input structure > +**/ > typedef struct { > // > // Protocol layer and other general options; note that "Auto" is provi= ded only > options whose value will change depending > // on the topology, not for all options. > // >=20 > - // > - // Indicates the ratio of Bus/MMIOL/IO resource to be allocated for ea= ch > CPU's IIO. > - // Value 0 indicates, that CPU is not relevant for the system. If reso= urce is > - // requested for an CPU that is not currently populated, KTIRC will as= sume > - // that the ratio is 0 for that CPU and won't allocate any resources f= or it. > - // If resource is not requested for an CPU that is populated, KTIRC wi= ll force > - // the ratio for that CPU to 1. > - // > - > - > + /** > + Indicates the ratio of Bus/MMIOL/IO resource to be allocated for each= CPU's > IIO. Align indents for every lines in this blob. > + Value 0 indicates, that CPU is not relevant for the system. If resou= rce is > + requested for an CPU that is not currently populated, KTIRC will ass= ume For 'a' CPU > + that the ratio is 0 for that CPU and won't allocate any resources fo= r it. > + If resource is not requested for an CPU that is populated, KTIRC wil= l force > + the ratio for that CPU to 1. > + **/ > UINT8 BusRatio[MAX_SOCKET]; >=20 > - UINT8 D2KCreditConfig; // 1 - Min, 2 - Med (= Default), 3- Max > - UINT8 SnoopThrottleConfig; // 0 - Disabled (Default), 1= - Min, 2 - Med, > 3- Max > - UINT8 SnoopAllCores; // 0 - Disabled, 1 - Enabled= , 2 - Auto > - UINT8 LegacyVgaSoc; // Socket that claims the lega= cy VGA range; > valid values are 0-7; 0 is default. > - UINT8 LegacyVgaStack; // Stack that claims the legac= y VGA range; > valid values are 0-3; 0 is default. > - UINT8 ColdResetRequestStart; > - UINT8 P2pRelaxedOrdering; // 0 - Disable(default) 1 - En= able > - UINT8 DebugPrintLevel; // Bit 0 - Fatal, Bit1 - Warni= ng, Bit2 - Info > Summary; Bit 3 - Info detailed. 1 - Enable; 0 - Disable > - UINT8 SncEn; // 0 - Disable, (default) 1 - = Enable > - UINT8 UmaClustering; // 0 - Disable, 2 - 2Clusters = UMA, 4 - > 4Clusters UMA > - UINT8 IoDcMode; // 0 - Disable IODC, 1 - AUTO= (default), 2 - > IODC_EN_REM_INVITOM_PUSH, 3 - IODC_EN_REM_INVITOM_ALLOCFLOW > - // 4 - IODC_EN_REM_INVITOM_ALL= OC_NONALLOC, 5 - > IODC_EN_REM_INVITOM_AND_WCILF > - UINT8 DegradePrecedence; // Use DEGRADE_PRECEDENCE defi= nition; > TOPOLOGY_PRECEDENCE is default > - UINT8 Degrade4SPreference;// 4S1LFullConnect topology is= default; > another option is 4S2LRing topology. > - UINT8 DirectoryModeEn; // 0 - Disable; 1 - Enable (de= fault) > - UINT8 XptPrefetchEn; // Xpt Prefetch : 1 - Enable;= 0 - Disable; 2 - > Auto (default) > - UINT8 KtiPrefetchEn; // Kti Prefetch : 1 - Enable;= 0 - Disable; 2 - > Auto (default) > - UINT8 XptRemotePrefetchEn; // Xpt Remote Prefetch : = 1 - Enable; 0 > - Disable; 2 - Auto (default) (ICX only) > - UINT8 RdCurForXptPrefetchEn; // RdCur for XPT Prefetch= : 0 - Disable, > 1 - Enable, 2- Auto (default) > - UINT8 KtiFpgaEnable[MAX_SOCKET]; // Indicate if should = enable Fpga > device found in this socket : 0 - Disable, 1 - Enable, 2- Auto > - UINT8 DdrtQosMode; // DDRT QoS Feature: 0 - Di= sable (default), > 1 - M2M QoS Enable, Cha QoS Disable > - // 2 - M2M QoS Enable, Cha Q= oS Enable > + UINT8 D2KCreditConfig; ///< 1 - Min, 2 - = Med (Default), 3- > Max > + UINT8 SnoopThrottleConfig; ///< 0 - Disabled = (Default), 1 - Min, > 2 - Med, 3- Max > + UINT8 SnoopAllCores; ///< 0 - Disabled,= 1 - Enabled, 2 - Auto > + UINT8 LegacyVgaSoc; ///< Socket that c= laims the legacy > VGA range; valid values are 0-7; 0 is default. > + UINT8 LegacyVgaStack; ///< Stack that cl= aims the legacy VGA > range; valid values are 0-3; 0 is default. > + UINT8 ColdResetRequestStart; ///< @deprecated R= eserved. > + UINT8 P2pRelaxedOrdering; ///< 0 - Disable(d= efault) 1 - Enable > + UINT8 DebugPrintLevel; ///< Bit 0 - Fatal= , Bit1 - Warning, Bit2 > - Info Summary; Bit 3 - Info detailed. 1 - Enable; 0 - Disable > + UINT8 SncEn; ///< 0 - Disable, = (default) 1 - Enable > + UINT8 UmaClustering; ///< 0 - Disable, = 2 - 2Clusters UMA, 4 - > 4Clusters UMA > + UINT8 IoDcMode; ///< 0 - Disable I= ODC, 1 - AUTO > (default), 2 - IODC_EN_REM_INVITOM_PUSH, 3 - > IODC_EN_REM_INVITOM_ALLOCFLOW > + ///< 4 - > IODC_EN_REM_INVITOM_ALLOC_NONALLOC, 5 - > IODC_EN_REM_INVITOM_AND_WCILF > + UINT8 DegradePrecedence; ///< Use DEGRADE_P= RECEDENCE > definition; TOPOLOGY_PRECEDENCE is default > + UINT8 Degrade4SPreference; ///< 4S1LFullConne= ct topology is > default; another option is 4S2LRing topology. > + UINT8 DirectoryModeEn; ///< 0 - Disable; = 1 - Enable (default) > + UINT8 XptPrefetchEn; ///< Xpt Prefetch = : 1 - Enable; 0 - > Disable; 2 - Auto (default) > + UINT8 KtiPrefetchEn; ///< Kti Prefetch = : 1 - Enable; 0 - > Disable; 2 - Auto (default) > + UINT8 XptRemotePrefetchEn; ///< Xpt Remote Pr= efetch : 1 - > Enable; 0 - Disable; 2 - Auto (default) (ICX only) > + UINT8 RdCurForXptPrefetchEn; ///< RdCur for XPT= Prefetch : 0 - > Disable, 1 - Enable, 2- Auto (default) > + UINT8 KtiFpgaEnable[MAX_SOCKET]; ///< Indicate if s= hould enable > Fpga device found in this socket : 0 - Disable, 1 - Enable, 2- Auto > + UINT8 DdrtQosMode; ///< DDRT QoS Feat= ure: 0 - Disable > (default), 1 - M2M QoS Enable, Cha QoS Disable > + ///< 2 - M2M QoS > + Enable, Cha QoS Enable >=20 > // > // Phy/Link Layer Options (System-wide and per socket) > // > - UINT8 KtiLinkSpeedMode; // Link speed mode selection; = 0 - Slow > Speed; 1- Full Speed (default) > - UINT8 KtiLinkSpeed; // Use KTI_LINKSPEED definitio= n > - UINT8 KtiAdaptationEn; // 0 - Disable, 1 - Enable > - UINT8 KtiAdaptationSpeed; // Use KTI_LINK_SPEED definiti= on; > MAX_KTI_LINK_SPEED - Auto (i.e BIOS choosen speed) > - UINT8 KtiLinkL0pEn; // 0 - Disable, 1 - Enable, 2-= Auto (default) > - UINT8 KtiLinkL1En; // 0 - Disable, 1 - Enable, 2-= Auto (default) > - UINT8 KtiFailoverEn; // 0 - Disable, 1 - Enable, 2-= Auto (default) > - UINT8 KtiLbEn; // 0 - Disable(default), 1 - E= nable > - UINT8 KtiCrcMode; // CRC_MODE_16BIT, > CRC_MODE_ROLLING_32BIT, CRC_MODE_AUTO or CRC_MODE_PER_LINK > - > - UINT8 KtiCpuSktHotPlugEn; // 0 - Disable (default)= , 1 - Enable > - UINT8 KtiCpuSktHotPlugTopology; // 0 - 4S Topology (defa= ult), 1 - 8S > Topology > - UINT8 KtiSkuMismatchCheck; // 0 - No, 1 - Yes (defa= ult) > - UINT8 IrqThreshold; // IRQ Threshold setting > - UINT8 TorThresLoctoremNorm; // TOR threshold - Locto= rem > threshold normal > - UINT8 TorThresLoctoremEmpty; // TOR threshold - Locto= rem > threshold empty > - UINT8 MbeBwCal; // 0 - Linear, 1 - Biase= d, 2 - Legacy, 3 - > AUTO (default =3D Linear) > - UINT8 TscSyncEn; // TSC sync in sockets: = 0 - Disable, 1 - Enable, > 2 - AUTO (Default) > - UINT8 StaleAtoSOptEn; // HA A to S directory o= ptimization: 1 - > Enable; 0 - Disable; 2 - Auto (Default) > - UINT8 LLCDeadLineAlloc; // LLC dead line alloc: = 1 - > Enable(Default); 0 - Disable > - UINT8 SplitLock; > - UINT8 ColdResetRequestEnd; > - > - // > - // Phy/Link Layer Options (per Port) > - // > + UINT8 KtiLinkSpeedMode; ///< Link speed mo= de selection; 0 - > Slow Speed; 1- Full Speed (default) > + UINT8 KtiLinkSpeed; ///< Use KTI_LINKS= PEED definition > + UINT8 KtiAdaptationEn; ///< 0 - Disable, = 1 - Enable > + UINT8 KtiAdaptationSpeed; ///< Use KTI_LINK_= SPEED definition; > MAX_KTI_LINK_SPEED - Auto (i.e BIOS choosen speed) > + UINT8 KtiLinkL0pEn; ///< 0 - Disable, = 1 - Enable, 2- Auto > (default) > + UINT8 KtiLinkL1En; ///< 0 - Disable, = 1 - Enable, 2- Auto > (default) > + UINT8 KtiFailoverEn; ///< 0 - Disable, = 1 - Enable, 2- Auto > (default) > + UINT8 KtiLbEn; ///< 0 - Disable(d= efault), 1 - Enable > + UINT8 KtiCrcMode; ///< CRC_MODE_16BI= T, > CRC_MODE_ROLLING_32BIT, CRC_MODE_AUTO or CRC_MODE_PER_LINK > + > + UINT8 KtiCpuSktHotPlugEn; ///< 0 - Disable (= default), 1 - Enable > + UINT8 KtiCpuSktHotPlugTopology; ///< 0 - 4S Topolo= gy (default), 1 > - 8S Topology > + UINT8 KtiSkuMismatchCheck; ///< 0 - No, 1 - Y= es (default) > + UINT8 IrqThreshold; ///< IRQ Threshold= setting > + UINT8 TorThresLoctoremNorm; ///< TOR threshold= - Loctorem > threshold normal > + UINT8 TorThresLoctoremEmpty; ///< TOR threshold= - Loctorem > threshold empty > + UINT8 MbeBwCal; ///< 0 - Linear, 1= - Biased, 2 - Legacy, 3 > - AUTO (default =3D Linear) > + UINT8 TscSyncEn; ///< TSC sync in s= ockets: 0 - Disable, 1 - > Enable, 2 - AUTO (Default) > + UINT8 StaleAtoSOptEn; ///< HA A to S dir= ectory optimization: > 1 - Enable; 0 - Disable; 2 - Auto (Default) > + UINT8 LLCDeadLineAlloc; ///< LLC dead line= alloc: 1 - > Enable(Default); 0 - Disable > + UINT8 SplitLock; ///< @deprecated R= eserved, must be set > to 0. > + UINT8 ColdResetRequestEnd; ///< @deprecated R= eserved. > + > + /// > + /// Phy/Link Layer Options (per Port) /// > KTI_CPU_SETTING PhyLinkPerPortSetting[MAX_SOCKET]; >=20 >=20 > - UINT8 mmCfgBase; ///< MMCFG Base address, must be 64MB (= SKX, > HSX, BDX) / 256MB (GROVEPORT) aligned. Options: {0:1G, 1:1.5G, 2:1.75G, 3= :2G, > 4:2.25G, 5:3G, 6: Auto} > - UINT8 mmCfgSize; ///< MMCFG Size address, must be 64M, 1= 28M or > 256M. Options: {0:64M, 1:128M, 2:256M, 3:512M, 4:1G, 5:2G, 6: Auto} > - UINT32 mmiolBase; ///< MMIOL Base address, must be 64MB a= ligned > - UINT32 mmiolSize; ///< MMIOL Size address > - UINT32 mmiohBase; ///< Address bits above 4GB, i,e, the h= ex value > here is address Bit[45:32] for SKX family, Bit[51:32] for ICX-SP > - UINT8 CpuPaLimit; ///< Limits the max address to 46bits.= This will take > precedence over mmiohBase > - UINT8 lowGap; > - UINT8 highGap; > - UINT16 mmiohSize; ////<< Number of 1GB contiguous regions= to be > assigned for MMIOH space per CPU. Range 1-1024 > - UINT8 isocEn; ///< 1 - Enable; 0 - Disable (BIOS will= force this for 4S) > - UINT8 dcaEn; ///< 1 - Enable; 0 - Disable > + UINT8 mmCfgBase; ///< MMCFG Base ad= dress, must be > 64MB (SKX, HSX, BDX) / 256MB (GROVEPORT) aligned. Options: {0:1G, 1:1.5G, > 2:1.75G, 3:2G, 4:2.25G, 5:3G, 6: Auto} > + UINT8 mmCfgSize; ///< MMCFG Size ad= dress, must be 64M, > 128M or 256M. Options: {0:64M, 1:128M, 2:256M, 3:512M, 4:1G, 5:2G, 6: Aut= o} > + UINT32 mmiolBase; ///< MMIOL Base ad= dress, must be > 64MB aligned > + UINT32 mmiolSize; ///< MMIOL Size ad= dress > + UINT32 mmiohBase; ///< Address bits = above 4GB, i,e, the > hex value here is address Bit[45:32] for SKX family, Bit[51:32] for ICX-S= P > + UINT8 CpuPaLimit; ///< Limits the ma= x address to 46bits. > This will take precedence over mmiohBase > + UINT8 lowGap; ///< @deprecated R= eserved. > + UINT8 highGap; ///< @deprecated R= eserved. > + UINT16 mmiohSize; ///< Number of 1GB= contiguous > regions to be assigned for MMIOH space per CPU. Range 1-1024 > + UINT8 isocEn; ///< 1 - Enable; 0= - Disable (BIOS will force > this for 4S) > + UINT8 dcaEn; ///< 1 - Enable; 0= - Disable >=20 > - /* > + /** > BoardTypeBitmask: > - Bits[3:0] - Socket0 > - Bits[7:4] - Socket1 > - Bits[11:8] - Socket2 > - Bits[15:12] - Socket3 > - Bits[19:16] - Socket4 > - Bits[23:20] - Socket5 > - Bits[27:24] - Socket6 > - Bits[31:28] - Socket7 > + - Bits[3:0] - Socket0 > + - Bits[7:4] - Socket1 > + - Bits[11:8] - Socket2 > + - Bits[15:12] - Socket3 > + - Bits[19:16] - Socket4 > + - Bits[23:20] - Socket5 > + - Bits[27:24] - Socket6 > + - Bits[31:28] - Socket7 >=20 > Within each Socket-specific field, bits mean: > - Bit0 =3D CPU_TYPE_STD support; always 1 on Socket0 > - Bit1 =3D CPU_TYPE_F support > - Bit2 =3D CPU_TYPE_P support > - Bit3 =3D reserved > - */ > + - Bit0 =3D CPU_TYPE_STD support; always 1 on Socket0 > + - Bit1 =3D CPU_TYPE_F support > + - Bit2 =3D CPU_TYPE_P support > + - Bit3 =3D reserved > + **/ > UINT32 BoardTypeBitmask; > - UINT32 AllLanesPtr; > - UINT32 PerLanePtr; > - UINT32 AllLanesSizeOfTable; > - UINT32 PerLaneSizeOfTable; > - UINT32 WaitTimeForPSBP; // the wait time in units of 1000= us for PBSP > to check in. > - BOOLEAN IsKtiNvramDataReady; > - UINT32 OemHookPostTopologyDiscovery; > - UINT32 OemGetResourceMapUpdate; > - UINT32 OemGetAdaptedEqSettings; > - UINT32 OemCheckCpuPartsChangeSwap; > - > - BOOLEAN WaSerializationEn; // Enable BIOS serializati= on WA by > PcdWaSerializationEn > + UINT32 AllLanesPtr; ///< Pointer to an= array of > ALL_LANES_EPARAM_LINK_INFO structures. > + UINT32 PerLanePtr; ///< Pointer to an= array of > PER_LANE_EPARAM_LINK_INFO structures. > + UINT32 AllLanesSizeOfTable; ///< Number of ele= ments in array > pointed to by AllLanesPtr > + UINT32 PerLaneSizeOfTable; ///< Number of ele= ments in array > pointed to by PerLanePtr > + UINT32 WaitTimeForPSBP; ///< the wait time= in units of > 1000us for PBSP to check in. > + BOOLEAN IsKtiNvramDataReady; ///< Used internal= ly, Reserved. > + UINT32 OemHookPostTopologyDiscovery; ///< > OEM_HOOK_POST_TOPOLOGY_DISCOVERY function pointer. Invoked at the end > of topology discovery, used for error reporting. > + UINT32 OemGetResourceMapUpdate; ///< > OEM_GET_RESOURCE_MAP_UPDATE function pointer. Allows platform code to > adjust the resource map. > + UINT32 OemGetAdaptedEqSettings; ///< @deprecated R= eserved, > must be set to 0. > + UINT32 OemCheckCpuPartsChangeSwap; ///< @deprecated > Reserved, must be set to 0. > + > + BOOLEAN WaSerializationEn; ///< Enable BIOS s= erialization WA > by PcdWaSerializationEn > KTI_RESERVED_3 Reserved166; > KTI_RESERVED_4 Reserved167[MAX_SOCKET]; > - UINT8 KtiInEnableMktme; // 0 - Disabled; 1 - Enabl= ed; MkTme > status decides D2Kti feature state > + UINT8 KtiInEnableMktme; ///< 0 - Disabled;= 1 - Enabled; > MkTme status decides D2Kti feature state > + /** > + Pointers to the location of the CFR/SINIT binaries. > + > + Contains a pointer to a 24 byte fixed length array. > + The array contains the 3 instances of the following c-struct > + ~~~ > + typedef struct { > + UINT32 CfrImagePtr; > + UINT32 CfrImageSize; > + } > + ~~~ > + This allows a maximum of 3 CFR/SINIT binaries to be provided by plat= form > code. > + **/ > UINT32 CFRImagePtr; > - UINT8 S3mCFRCommit; // 0 - Disable S3m CFR flo= w. 1 - > Provision S3m CFR but not Commit. 2 - Provsion and Commit S3M CFR. > - UINT8 PucodeCFRCommit; // 0 - Disable Pucode CFR = flow. 1 - > Provision Pucode CFR but not Commit. 2 - Provsion and Commit Pucode CFR. > + UINT8 S3mCFRCommit; ///< 0 - Disable S= 3m CFR flow. 1 - > Provision S3m CFR but not Commit. 2 - Provision and Commit S3M CFR. > + UINT8 PucodeCFRCommit; ///< 0 - Disable P= ucode CFR flow. 1 > - Provision Pucode CFR but not Commit. 2 - Provision and Commit Pucode CF= R. > } KTI_HOST_IN; >=20 > #pragma pack() > diff --git > a/Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/Include/PchPolicyCo= mm > on.h > b/Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/Include/PchPolicyCo= mm > on.h > index f5861ccaf..0e10d0b8f 100644 > --- > a/Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/Include/PchPolicyCo= mm > on.h > +++ > b/Silicon/Intel/WhitleySiliconPkg/Pch/SouthClusterLbg/Include/PchPolicyCo= mm > on.h > @@ -23,6 +23,9 @@ extern EFI_GUID gFlashProtectionConfigGuid; > // ---------------------------- PCH General Config ---------------------= ---------- > // >=20 > +/** > + PCH General Configuration > +**/ > typedef struct { > /** > Subsystem Vendor ID and Subsystem ID of the PCH devices. > @@ -775,6 +778,9 @@ typedef enum { > PchHdaIDispMode1T =3D 1 > } PCH_HDAUDIO_IDISP_TMODE; >=20 > +/** > + This structure contains the policies which are related to HD Audio dev= ice > (cAVS). > +**/ > typedef struct { > /** > This member describes whether or not Intel HD Audio (Azalia) should = be > enabled. > @@ -1674,6 +1680,9 @@ typedef struct { > UINT16 ProtectedRangeBase; > } PROTECTED_RANGE; >=20 > +/** > + PCH Flash Protection Configuration > +**/ > typedef struct { > PROTECTED_RANGE ProtectRange[PCH_FLASH_PROTECTED_RANGES]; > } PCH_FLASH_PROTECTION_CONFIG; > diff --git > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpMk > Tme1v0_Inputs.h > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpMk > Tme1v0_Inputs.h > index 4c48ca19e..84197b8c8 100644 > --- > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpMk > Tme1v0_Inputs.h > +++ > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpMk > Tme1v0_Inputs.h > @@ -8,15 +8,15 @@ > **/ >=20 > // > -// TME > +// TME (Total Memory Encryption) > // > -UINT8 EnableTme; // TME Enable > -UINT8 EnableTmeCR; // Exclude Crystal Ridge memory f= rom > encryption. > +UINT8 EnableTme; ///< TME Enable > +UINT8 EnableTmeCR; ///< TME for Optane Pers= istent Memory. > Set to 0 exclude Optane from encryption. >=20 > // > // MK-TME > // > -UINT8 EnableMktme; // MK-TME Enable > +UINT8 EnableMktme; ///< MK-TME Enable >=20 > UINT8 ReservedS234; > UINT8 ReservedS235; > diff --git > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpMk > Tme1v0_Outputs.h > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpMk > Tme1v0_Outputs.h > index 3a6262a65..201cdd9a9 100644 > --- > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpMk > Tme1v0_Outputs.h > +++ > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpMk > Tme1v0_Outputs.h > @@ -10,9 +10,9 @@ > // > // MK-TME > // > -// NAK - Not a knob, used just for indication > -UINT8 TmeCapability; // TME Capable > -UINT8 TmeCrSupport; // Flag used to check if Crystal Ridge is supported= in UEFI > -UINT8 MktmeCapability; // MK-TME Capable > -UINT16 MktmeMaxKeys; // Max number of keys used for encryption > -UINT8 MkTmeKeyIdBits; // Used to suppress setup menu key-splits > \ No newline at end of file > +// NAK (Not a knob) - Used just for indication > +UINT8 TmeCapability; // NAK (Not a knob) - TM= E Capable > +UINT8 TmeCrSupport; // NAK (Not a knob) - Fl= ag used to check > if Crystal Ridge is supported in UEFI > +UINT8 MktmeCapability; // NAK (Not a knob) - MK= -TME Capable > +UINT16 MktmeMaxKeys; // NAK (Not a knob) - Ma= x number of > keys used for encryption > +UINT8 MkTmeKeyIdBits; // NAK (Not a knob) - Us= ed to suppress > setup menu key-splits > diff --git > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpSgx > Tem1v0_Inputs.h > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpSgx > Tem1v0_Inputs.h > index 2deabd0b5..c46434392 100644 > --- > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpSgx > Tem1v0_Inputs.h > +++ > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpSgx > Tem1v0_Inputs.h > @@ -10,27 +10,30 @@ > // > // SGX > // > -UINT8 EnableSgx; > -UINT8 SgxFactoryReset; // Delete all registration data, = if SGX enabled > force IPE/FirstBinding flow > -UINT64 PrmrrSize; // SGX PRMRR size > +UINT8 EnableSgx; ///< Enable SGX > +UINT8 SgxFactoryReset; ///< Delete all registra= tion data, if SGX > enabled force IPE/FirstBinding flow > +UINT64 PrmrrSize; ///< SGX PRMRR size > UINT64 ReservedS239; > -UINT8 SgxQoS; // SGX Quality of Service > -UINT8 SgxAutoRegistrationAgent; > -UINT8 SgxPackageInfoInBandAccess; // Expose Package Info to OS > -UINT8 EpochUpdate; > -UINT64 SgxEpoch0; // SGX EPOCH0 value {0 - 0xFFFFFF= FFFFFFFFFF} > -UINT64 SgxEpoch1; // SGX EPOCH1 value {0 - 0xFFFFFF= FFFFFFFFFF} > -UINT8 SgxLeWr; // Flexible Launch Enclave Policy= (Wr En) > -UINT64 SgxLePubKeyHash0; // Launch Enclave Hash 0 > -UINT64 SgxLePubKeyHash1; // Launch Enclave Hash 1 > -UINT64 SgxLePubKeyHash2; // Launch Enclave Hash 2 > -UINT64 SgxLePubKeyHash3; // Launch Enclave Hash 3 > -// Client SGX - unused in server > -UINT8 SgxSinitNvsData; // SGX NVS data from Flash passed= during > previous boot using CPU_INFO_PROTOCOL.SGX_INFO; > - // Pass value of zero if there is= not data saved or when > SGX is disabled. > -UINT8 SgxSinitDataFromTpm; // SGX SVN data from TPM; 0: when= SGX is > disabled or TPM is not present or no data > - // is present in TPM. > -UINT8 SgxDebugMode; > +UINT8 SgxQoS; ///< SGX Quality of Serv= ice > +UINT8 SgxAutoRegistrationAgent; ///< SGX Auto Registrati= on Agent > +UINT8 SgxPackageInfoInBandAccess; ///< SGX Expose Package = Info to > OS > +UINT8 EpochUpdate; ///< SGX EPOCH Update > +UINT64 SgxEpoch0; ///< SGX EPOCH0 value {0= - > 0xFFFFFFFFFFFFFFFF} > +UINT64 SgxEpoch1; ///< SGX EPOCH1 value {0= - > 0xFFFFFFFFFFFFFFFF} > +UINT8 SgxLeWr; ///< Flexible Launch Enc= lave Policy (Wr En) > +UINT64 SgxLePubKeyHash0; ///< Launch Enclave Hash= 0 > +UINT64 SgxLePubKeyHash1; ///< Launch Enclave Hash= 1 > +UINT64 SgxLePubKeyHash2; ///< Launch Enclave Hash= 2 > +UINT64 SgxLePubKeyHash3; ///< Launch Enclave Hash= 3 > + > +// > +// DEPRECATED > +// > +UINT8 SgxSinitNvsData; ///< @deprecated SGX NVS= data from > Flash passed during previous boot using CPU_INFO_PROTOCOL.SGX_INFO; > + /// Pass va= lue of zero if there is not data > saved or when SGX is disabled. > +UINT8 SgxSinitDataFromTpm; ///< @deprecated SGX SVN= data > from TPM; 0: when SGX is disabled or TPM is not present or no data > + /// is pres= ent in TPM. > +UINT8 SgxDebugMode; ///< @deprecated >=20 > UINT8 ReservedS240; > UINT8 ReservedS241; > diff --git > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpTdx > 1v0_Inputs.h > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpTdx > 1v0_Inputs.h > index db5081c0a..79369f989 100644 > --- > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpTdx > 1v0_Inputs.h > +++ > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityIp/Securi= tyIpTdx > 1v0_Inputs.h > @@ -7,7 +7,7 @@ > SPDX-License-Identifier: BSD-2-Clause-Patent > **/ >=20 > -UINT8 EnableTdx; // TDX Enable > -UINT8 KeySplit; // TDX/MK-TME key split > +UINT8 EnableTdx; ///< TDX Enable > +UINT8 KeySplit; ///< TDX/MK-TME key spli= t >=20 > UINT8 ReservedS245; > diff --git > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityPolicy.h > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityPolicy.h > new file mode 100644 > index 000000000..0beb26704 > --- /dev/null > +++ b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityPolic= y.h > @@ -0,0 +1,29 @@ > +/** @file > + Provides data structure information used by ServerSecurity features in= Mtkme > etc. > + > + @copyright > + Copyright 2018 - 2021 Intel Corporation.
> + > + SPDX-License-Identifier: BSD-2-Clause-Patent > +**/ > + > +#ifndef _SECURITY_POLICY_H_ > +#define _SECURITY_POLICY_H_ > + > +extern EFI_GUID gSecurityPolicyDataGuid; > +#include > + > +#pragma pack(1) > + > +/** > + Security Policy > +**/ > +typedef struct { > + /** > + * Please put common definitions inside the SecurityPolicy_Flat.h * > + **/ > + #include "SecurityPolicy_Flat.h" > +} SECURITY_POLICY; > + > +#pragma pack() > +#endif > diff --git > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityPolicy_Fl= at.h > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityPolicy_Fl= at.h > index ba62b8c3a..09dacdf62 100644 > --- a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityPolic= y_Flat.h > +++ > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Guid/SecurityPolicy_Fl= at.h > @@ -1,6 +1,6 @@ > /** @file > Provides data structure information used by ServerSecurity features in= literally > all products > - Header is flat and injected directly in SecurityPolicy sructuture and > SOCKET_PROCESSORCORE_CONFIGURATION. > + Header is flat and injected directly in SecurityPolicy structure and > SOCKET_PROCESSORCORE_CONFIGURATION. >=20 > @copyright > Copyright 2020 - 2021 Intel Corporation.
> @@ -8,7 +8,7 @@ > SPDX-License-Identifier: BSD-2-Clause-Patent > **/ >=20 > - // Header is flat and injected directly in SecurityPolicy sructuture a= nd > SOCKET_PROCESSORCORE_CONFIGURATION. > + // Header is flat and injected directly in SecurityPolicy structure an= d > SOCKET_PROCESSORCORE_CONFIGURATION. > // Put common definitons here either directly or via intermediate head= er file.. >=20 > // SECURITY_IP_MKTME_1V0 MkTme; > diff --git > a/Silicon/Intel/WhitleySiliconPkg/Security/Include/Library/SecurityPolicy= Definiti > ons.h > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Library/SecurityPolicy= Definiti > ons.h > new file mode 100644 > index 000000000..700f5abb4 > --- /dev/null > +++ > b/Silicon/Intel/WhitleySiliconPkg/Security/Include/Library/SecurityPolicy= Definiti > ons.h > @@ -0,0 +1,28 @@ > +/**@file > + @copyright > + Copyright 2020 - 2021 Intel Corporation.
> + > + SPDX-License-Identifier: BSD-2-Clause-Patent > +**/ > + > +#ifndef __SECURITY_POLICY_DEFINITIONS_H__ > +#define __SECURITY_POLICY_DEFINITIONS_H__ > + > +// > +// Security Policy definitions > +// > + > +// > +// Values for capable/incapable =3D=3D supported/unsupported > +// > +#define SECURITY_POLICY_UNSUPPORTED 0 > +#define SECURITY_POLICY_SUPPORTED 1 > + > +// > +// Values for enable/disable options > +// > +#define SECURITY_POLICY_DISABLE 0 > +#define SECURITY_POLICY_ENABLE 1 > +#define SECURITY_POLICY_AUTO 2 > + > +#endif > -- > 2.27.0.windows.1