From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga14.intel.com (mga14.intel.com [192.55.52.115]) by mx.groups.io with SMTP id smtpd.web11.25072.1675967883011072144 for ; Thu, 09 Feb 2023 10:38:03 -0800 Authentication-Results: mx.groups.io; dkim=fail reason="unable to parse pub key" header.i=@intel.com header.s=intel header.b=VIwMktZC; spf=pass (domain: intel.com, ip: 192.55.52.115, mailfrom: chasel.chiu@intel.com) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1675967883; x=1707503883; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=pUeExYX/YjIdmqHk9s/39dDmwFgj21PeboFt/FuxKdg=; b=VIwMktZCFjpty3D9hRvxDy/zO0aufGqYPXwOC511hQxaJP26cUIcNh4T LVWi21HgI5rt7HUTcK9FKLViMa/4LDhcQRmCU/cb7zoGDk/VQErpFtAxI Gb4DayKmmFxLJIsUMa2K3PGPYt6hi9djPfO8yhT3/NojX8MHk0Q0pg4bG yUxZhzj6Z6gYGOskCeIn6+zucY+qQP4eV7oDYbK91kSNmqcOPPPnmdPur nFtclSDhrIzluHi3XSn9Eq3FSC0uv0uOACbl7IkkYMprmyxOD0aeCBI8R zfynkap5B37Nl8A1oZw+cAPIQc116mLLG1QIRi7gET/YFv+0P9bUMqrrr g==; X-IronPort-AV: E=McAfee;i="6500,9779,10616"; a="330222035" X-IronPort-AV: E=Sophos;i="5.97,284,1669104000"; d="scan'208";a="330222035" Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Feb 2023 10:38:02 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10616"; a="996640996" X-IronPort-AV: E=Sophos;i="5.97,284,1669104000"; d="scan'208";a="996640996" Received: from orsmsx603.amr.corp.intel.com ([10.22.229.16]) by fmsmga005.fm.intel.com with ESMTP; 09 Feb 2023 10:38:02 -0800 Received: from orsmsx612.amr.corp.intel.com (10.22.229.25) by ORSMSX603.amr.corp.intel.com (10.22.229.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Thu, 9 Feb 2023 10:38:02 -0800 Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX612.amr.corp.intel.com (10.22.229.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Thu, 9 Feb 2023 10:38:01 -0800 Received: from ORSEDG602.ED.cps.intel.com (10.7.248.7) by orsmsx610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16 via Frontend Transport; Thu, 9 Feb 2023 10:38:01 -0800 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (104.47.56.174) by edgegateway.intel.com (134.134.137.103) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.16; Thu, 9 Feb 2023 10:38:00 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Bhl+rkPlRvTxwZuZnS4eGyKCvbXxpOzozfW/19zLgyJR1jgX+5EJCwiGJP49Ty5mUnH09rTvwdp63INkf0RX0jWgCcE/VYQF4fmHfgCwCyJG0+3MtRA9x2zIMatXU7wNy9kw74LEdbgbLM8Lx/4dPG1QRRFgffsayuV8bsqEYvqFXG2l4z5YCxvliMCRPwDdbRpZ9oFiL1I6alZeb08ufOdX4GIAlikXg58Rq3Gb/mE+sp4F1e+msw3cXAMHuESbvLY7hbRL29DVzw8YiJXL3ygQuf0ZSOa6f/SYGQUJrD2NycbJIj6J/ta6lkFCNaHzxy7ToGBNz+0M9Mdr6StJzQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=M2PednbuPJDoNgaXV2hxBTxcwSi/2jmQoZBCNQJSqto=; b=mrNqCs9WlqGG+jtnwe6Q+zHmpVgzKNvclgcZjXjZWjoT7yNLEhEShApSDTFxNY6bry2Am8EA3NiWyW/VyFR5UEcL3zHEOkk+qjJIwyG0qSU+zl953QHluJe5kZLyVm7vqK/McsFMdzSQ3KBIvzv3RkBtMUv3UjejHdZPnkn7XiRb/Ww3RCMvhWcN9Yxc3p388rusCCRbEAN7EzQY3ltLaJtBlCi4vZ/C1JgkwbJg0VUJjfzR2spxUd/TKP7ur3W3Yf8GXBndXzFaSB2bW66V0qJT2uiLcSvTwy9cL+yzLoWW/eANGu+Ugm/ISPhVz8kzlkqJszQpGg5H1v2kv9+5Kw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from BN9PR11MB5483.namprd11.prod.outlook.com (2603:10b6:408:104::10) by SN7PR11MB6749.namprd11.prod.outlook.com (2603:10b6:806:267::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6086.17; Thu, 9 Feb 2023 18:37:58 +0000 Received: from BN9PR11MB5483.namprd11.prod.outlook.com ([fe80::ee18:f0d6:8983:5a24]) by BN9PR11MB5483.namprd11.prod.outlook.com ([fe80::ee18:f0d6:8983:5a24%3]) with mapi id 15.20.6086.019; Thu, 9 Feb 2023 18:37:57 +0000 From: "Chiu, Chasel" To: "Oram, Isaac W" , "devel@edk2.groups.io" CC: "S, Ashraf Ali" , "Chaganty, Rangasai V" , "Ni, Ray" , "Kubacki, Michael" Subject: Re: [edk2-platforms: PATCH v4] IntelSiliconPkg/SpiFvbServiceSmm: Support Additional NVS region. Thread-Topic: [edk2-platforms: PATCH v4] IntelSiliconPkg/SpiFvbServiceSmm: Support Additional NVS region. Thread-Index: AQHZPLQvJFU6E8N7J02LpweD/O0qwq7G8MYAgAAAyxA= Date: Thu, 9 Feb 2023 18:37:57 +0000 Message-ID: References: <20230209182718.1942-1-chasel.chiu@intel.com> In-Reply-To: Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: BN9PR11MB5483:EE_|SN7PR11MB6749:EE_ x-ms-office365-filtering-correlation-id: 2981c581-f48f-4cb6-3ca0-08db0accc3b8 x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: LKlFZc9xHi6b+vNRge2kJMlQ9WvUBv3FmoE0EqtVo8oOvRKS6zVgkSSo0esAovzGOTDVq0LVDvPiUbbEGdLw4VVojboNDI6GDhdLzNFrhSkmv7Glr87Wz2eebl1uTXjxLq9hOLZUKaNKYF1g+rMc2cIYdoB7Wy2BwE5Pi09486dAkz1+fWP/FYjup4P8YghccRBw2uDH51oX+tJMflqEsVTWBhIGnxaDrCK8vkU/XskejTnf6v3L/5PMefe0ugYXt1O7le11RB64LlkZu2I8HCKWe7bXm1Ivyxn9cDK2gUMD2Y6GTxMSysKlnEzgdVGOLhCHu/bGfLlWB2G3eXRuMOj6CpdFQ/5VZh8d6/9ly8aTwmz801byef3Y4YVJR4BVJ7PzW3CvmwzwKWMM7mfkQ5LPxDcpHn9wS7vpql5FbfE8r9l5xV5W+km+3mrx01mE9AXz7TzqB135VJwqMI75/by9MhOAI3YplhMgF4JYSO88PfDz+zs7MWV6kg/6M4g+BEpbkgtTQtCjGz/0eNqkaI5M/qGJc4IWstGelbn/8C9qHl36YENeLqICTvJMEVi1lrfjPXS+SezmpVUiYxQo95v8qoMdwwNalq/bLwaerZniRXlqDdmn+gQdplCtezK9F5kZEd+IwyVC+dUwdQOuzZPktmupB8CGte3X6abgQJPOf8/eQY7CyPIxpcneEqaTgKcor+EyDP8+2y9XGnq7zZpq050rnfRTr7wpUQZv0KSvNvcfmHKJ2rFQbrbg6TSs0Ntujc+lkIzS7WCS3XP65Q== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BN9PR11MB5483.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230025)(39860400002)(346002)(366004)(376002)(136003)(396003)(451199018)(33656002)(5660300002)(66946007)(2906002)(66446008)(86362001)(8936002)(55016003)(316002)(52536014)(41300700001)(66556008)(66476007)(64756008)(4326008)(76116006)(38070700005)(8676002)(83380400001)(966005)(71200400001)(7696005)(478600001)(6506007)(9686003)(186003)(26005)(53546011)(54906003)(82960400001)(38100700002)(122000001)(110136005)(14943795004);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?ENdZwLIIBt2G3PXRphJdFKbG70Xp2AO++88abceALeAvXv9fn2tipXJY97Kw?= =?us-ascii?Q?16D8S7Oc9A8Ild1TdgeOwPjSnwLG6GRB8ZYzWQY2GFSAeVsDLYTvnC2OL6aZ?= =?us-ascii?Q?erKjvAPmvSMaEQKnA5CeonFG1RDV3EwlvgZ7ipelAmnU4ytmjW449KyBSvO7?= =?us-ascii?Q?FiqswopnNcm2X5BKBQAfxmoZPiHjAW1ObImGwwKz51aeQr7avhQ0jRt08Y39?= =?us-ascii?Q?ydZ4E0TAN5OldLguwgPQsLG9UW0Sq+6XC4VGu6y2N5XoCOUuRyReVugvNO1V?= =?us-ascii?Q?Q6grVPyKkenW3vodCsPM2wTkqrh8DksBdCv3RlY1AUkGcEquZJAFtfbFFLYX?= =?us-ascii?Q?PrPa1059pJmlJDCBX5GqoCjtSVY/S7oDM6PhBgh2lsDUkFYP+QqFbSs15f45?= =?us-ascii?Q?tozgc4Z3/YZbpsGhEEH/KsQhiiia4reU4Fj4EVp0Zy6IoCnKfhmkb0UQo9Cg?= =?us-ascii?Q?n6IXXYy890rEbMxD8GlmQKn35fWY6OIutFngWlWk6FfpysePy1dJ1swU4LcU?= =?us-ascii?Q?kNQOQzS+IIxCOHS/PZIYSPpJPVhLh0xNjUxrcNxZmg774IekxfQHFVykQRrR?= =?us-ascii?Q?f/LOmCa6IgmhMUmR+HLcPluBqnwh+fY+vX2LkYjC92+nmw4uj6seziaWJwAk?= =?us-ascii?Q?7JwkCEwalJ3/zCGaAzCb3yVylw9Ls07F6PjIQlguRr6WzTstJU94zcoH3DE3?= =?us-ascii?Q?h/40PvujJAvMWF56BtFgUSRwWpjDdFVVWhKNNa3snHnc3oFllx8Rc/Tf1ZPZ?= =?us-ascii?Q?J/3cj8lCn49VmxjNa999kD9d7/gJgZJ6VLPwZMl/PXFBHo7cIZXmx8oLMHuC?= =?us-ascii?Q?PPrzGsXau0u3/fgf3Uu/yQJEfi6sS+bQfk9aexCXR4ioSRdQRpBQsPcTK9ld?= =?us-ascii?Q?MPzhnrDGDcV3NEJfIvJZbHdGF4MUXkKywamtMnFbMmmXZwb8Mz9j870ffzZR?= =?us-ascii?Q?ujcLoyum/fjO+Pm0isDxCtTyWkU2MrhyUG8Aq2/n5A+1XLLaInBQDs8Jt0qt?= =?us-ascii?Q?U1JmsNVngJpnsgjhMLV+ejfY8Rz7bxxS1DonHYs8iSonhYlSnJhrHU1BSCQp?= =?us-ascii?Q?FdiDRzy86M+ZbshiIBqw93p2mX0ZGipBs+WOq2Dtwx+pJ8m5sXH8ibfr8dIR?= =?us-ascii?Q?zWVJJopCqsnXMNaA1lVrFb5zG9GhdyOAc29LZvXDcq7+RWBamn+1T/EHTEyB?= =?us-ascii?Q?QExyeyTm5o2lpnp75oc8jbDHwvLEyVck+osxgOWHqhq8V4ZXLJ7D2gKH2CTg?= =?us-ascii?Q?MEuXRSqZO2cxD7j76+0oPUgyt7+Hc3vsLQaw7FZ4wq+slM370HE6A2Wbm0Qx?= =?us-ascii?Q?Ho9pzo0wQNBdwHYk2jpEk1ixSsv+LKPK4QfBQT5/dpBAEJkwibHGKQFpbSRD?= =?us-ascii?Q?YiJ2q/iFvr/ACoFnlEm5t2TOgztM6bWt1SeX7fXii8L+4xFw4pTulGHZiBJe?= =?us-ascii?Q?3V1w5hUmNJWTotSfBbB04UsUp6vlWMADF7bla9KF5qmk2VVTCbjRrqvhOE8A?= =?us-ascii?Q?9tMqWXwKeVeyin6NJkS++kMO0kBx2/UYPdCXySuEEskLA3bWe9aHKho9/V6D?= =?us-ascii?Q?f+aRkxFY2Ni86D2EBsjN53/kRjnEMjeKsINNO131?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BN9PR11MB5483.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 2981c581-f48f-4cb6-3ca0-08db0accc3b8 X-MS-Exchange-CrossTenant-originalarrivaltime: 09 Feb 2023 18:37:57.5982 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: ZSMOaN1kcO0obbbB/gTYbtnWVsyw0gfhWc6mOb9R0rUwuj6ghEudkFrVMEOzM43YgLGjAMC5lKC/BR2f+iot1Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN7PR11MB6749 Return-Path: chasel.chiu@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Thanks for promptly reviewing and good suggestions Michael, Isaac! I have merged this patch: https://github.com/tianocore/edk2-platforms/commi= t/88d44c563d9fd5c95be93e706f9420352ee4c053 Thanks, Chasel > -----Original Message----- > From: Oram, Isaac W > Sent: Thursday, February 9, 2023 10:34 AM > To: Chiu, Chasel ; devel@edk2.groups.io > Cc: S, Ashraf Ali ; Chaganty, Rangasai V > ; Ni, Ray ; Kubacki, > Michael > Subject: RE: [edk2-platforms: PATCH v4] IntelSiliconPkg/SpiFvbServiceSmm: > Support Additional NVS region. >=20 > Reviewed-by: Isaac Oram >=20 > -----Original Message----- > From: Chiu, Chasel > Sent: Thursday, February 9, 2023 10:27 AM > To: devel@edk2.groups.io > Cc: Chiu, Chasel ; S, Ashraf Ali ; > Oram, Isaac W ; Chaganty, Rangasai V > ; Ni, Ray ; Kubacki, > Michael > Subject: [edk2-platforms: PATCH v4] IntelSiliconPkg/SpiFvbServiceSmm: Sup= port > Additional NVS region. >=20 > Platform may implement an additional NVS region following Regular variabl= e > region and in this case SpiFvbService should include both region size whe= n > calculating the total NVS region size. >=20 > The PcdFlashNvStorageAdditionalSize is for compatible with legacy usages = that > should be deprecated. The new usage model should define separate regions > without implicit connections to UEFI Variable or FTW regions. >=20 > Example NVS flash map for such legacy usage: > Note: PcdFlashNvStorageAdditionalSize is equal to platform > PcdFlashFvNvStorageEventLogSize. >=20 > --------------- > |UEFI Variable| > --------------- > |EventLog | <=3D this is Additional NVS region > --------------- > |FTW Working | > --------------- > |FTW Spare | > --------------- >=20 > Cc: Ashraf Ali S > Cc: Isaac Oram > Cc: Rangasai V Chaganty > Cc: Ray Ni > Cc: Michael Kubacki > Signed-off-by: Chasel Chiu > Reviewed-by: Michael Kubacki > --- >=20 > Silicon/Intel/IntelSiliconPkg/Feature/Flash/SpiFvbService/SpiFvbServiceCo= mmon > .c | 22 ++++++++++++++++++++++ > Silicon/Intel/IntelSiliconPkg/Feature/Flash/SpiFvbService/SpiFvbServiceSm= m.inf > | 7 ++++--- > Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec = | 11 > +++++++++++ > 3 files changed, 37 insertions(+), 3 deletions(-) >=20 > diff --git > a/Silicon/Intel/IntelSiliconPkg/Feature/Flash/SpiFvbService/SpiFvbService= Comm > on.c > b/Silicon/Intel/IntelSiliconPkg/Feature/Flash/SpiFvbService/SpiFvbService= Comm > on.c > index 942abf95a6..fcdc715263 100644 > --- > a/Silicon/Intel/IntelSiliconPkg/Feature/Flash/SpiFvbService/SpiFvbService= Comm > on.c > +++ b/Silicon/Intel/IntelSiliconPkg/Feature/Flash/SpiFvbService/SpiFvbSe > +++ rviceCommon.c > @@ -568,6 +568,28 @@ GetVariableFvInfo ( > return; } + //+ // GetVariableFlashNvStorageInfo () only reports= regular > variable region information,+ // if platform implemented an additional N= VS > region following the regular variable region,+ // then both region size = should be > included as overall NVS region size.+ //+ // The below > PcdFlashNvStorageAdditionalSize is for compatible with legacy usages that > should be deprecated.+ // The new usage model should define separate reg= ions > without implicit connections to UEFI Variable or FTW regions.+ //+ // E= xample > NVS flash map for such legacy usage:+ // Note: > PcdFlashNvStorageAdditionalSize is equal to platform > PcdFlashFvNvStorageEventLogSize.+ // ---------------+ // |UEFI Variab= le|+ // - > --------------+ // |EventLog | <=3D this is Additional NVS region+ = // --------------- > + // |FTW Working |+ // ---------------+ // |FTW Spare |+ // = ---------------+ > //+ NvStoreLength +=3D PcdGet32 (PcdFlashNvStorageAdditionalSize);+ St= atus =3D > GetVariableFlashFtwSpareInfo (&NvBaseAddress, &Length64); if (!EFI_ERRO= R > (Status)) { // Stay within the current UINT32 size assumptions in the= variable > stack.diff --git > a/Silicon/Intel/IntelSiliconPkg/Feature/Flash/SpiFvbService/SpiFvbService= Smm.in > f > b/Silicon/Intel/IntelSiliconPkg/Feature/Flash/SpiFvbService/SpiFvbService= Smm.in > f > index 73049eceb2..f4009d8d8c 100644 > --- > a/Silicon/Intel/IntelSiliconPkg/Feature/Flash/SpiFvbService/SpiFvbService= Smm.in > f > +++ b/Silicon/Intel/IntelSiliconPkg/Feature/Flash/SpiFvbService/SpiFvbSe > +++ rviceSmm.inf > @@ -43,9 +43,10 @@ > IntelSiliconPkg/IntelSiliconPkg.dec [Pcd]- > gIntelSiliconPkgTokenSpaceGuid.PcdFlashMicrocodeFvBase ## CONSUME= S- > gIntelSiliconPkgTokenSpaceGuid.PcdFlashMicrocodeFvSize ## CONSUME= S- > gIntelSiliconPkgTokenSpaceGuid.PcdFlashVariableStoreType ## > SOMETIMES_CONSUMES+ > gIntelSiliconPkgTokenSpaceGuid.PcdFlashMicrocodeFvBase ## > CONSUMES+ gIntelSiliconPkgTokenSpaceGuid.PcdFlashMicrocodeFvSize > ## CONSUMES+ gIntelSiliconPkgTokenSpaceGuid.PcdFlashVariableStoreType > ## SOMETIMES_CONSUMES+ > gIntelSiliconPkgTokenSpaceGuid.PcdFlashNvStorageAdditionalSize ## > CONSUMES [Sources] FvbInfo.cdiff --git > a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec > b/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec > index 63dae756ad..d73a51ca52 100644 > --- a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec > +++ b/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec > @@ -194,3 +194,14 @@ > # Other value: reserved for future use.
# @Prompt Flash Variabl= e Store > type. > gIntelSiliconPkgTokenSpaceGuid.PcdFlashVariableStoreType|0x00|UINT8|0x000 > 0000E++ ## Declares Additional NVS Region Size.

+ # Platform ma= y > implement a Regular variable region and an additional region, which will = require > this PCD+ # to tell SpiFvbService to include both regions.+ # Note: T= his PCD is > for compatible with legacy usages that should be deprecated.+ # The new > usage model should define separate regions without implicit connections t= o > UEFI Variable or FTW regions.
+ # Example legacy usage is to set thi= s PCD > equal to platform PcdFlashFvNvStorageEventLogSize.+ # 0: No additional = NVS > region.
+ # non-zero: The size of an additional NVS region following= the > Regular variable region.
+ # @Prompt Additional NVS Region Size.+ > gIntelSiliconPkgTokenSpaceGuid.PcdFlashNvStorageAdditionalSize|0x00000000= | > UINT32|0x0000000F-- > 2.35.0.windows.1