From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga05.intel.com (mga05.intel.com [192.55.52.43]) by mx.groups.io with SMTP id smtpd.web10.1638.1582681154171433177 for ; Tue, 25 Feb 2020 17:39:14 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=SrmjQbU5; spf=pass (domain: intel.com, ip: 192.55.52.43, mailfrom: rangasai.v.chaganty@intel.com) X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga004.fm.intel.com ([10.253.24.48]) by fmsmga105.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 25 Feb 2020 17:39:13 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.70,486,1574150400"; d="scan'208";a="260900275" Received: from fmsmsx103.amr.corp.intel.com ([10.18.124.201]) by fmsmga004.fm.intel.com with ESMTP; 25 Feb 2020 17:39:13 -0800 Received: from fmsmsx602.amr.corp.intel.com (10.18.126.82) by FMSMSX103.amr.corp.intel.com (10.18.124.201) with Microsoft SMTP Server (TLS) id 14.3.439.0; Tue, 25 Feb 2020 17:39:11 -0800 Received: from fmsmsx603.amr.corp.intel.com (10.18.126.83) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Tue, 25 Feb 2020 17:39:11 -0800 Received: from FMSEDG002.ED.cps.intel.com (10.1.192.134) by fmsmsx603.amr.corp.intel.com (10.18.126.83) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.1713.5 via Frontend Transport; Tue, 25 Feb 2020 17:39:11 -0800 Received: from NAM10-BN7-obe.outbound.protection.outlook.com (104.47.70.104) by edgegateway.intel.com (192.55.55.69) with Microsoft SMTP Server (TLS) id 14.3.439.0; Tue, 25 Feb 2020 17:39:11 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=S4eLADcN1R8HOql55UFFWvH8e76abF05Tgb0Z0oQ53dCcLaLUry/JPgzubHUJ0gkmiSGibWjlcKleJV8PCzKlKveACPyD3T85+u+FHqL1XdNWmv92zV7Mg9Wu91/ee8fTju6mQX3JARfyX5xc7i7s2YC1eaqH/PDA291VV4gu62QyYo4u/kKloaRlZucPb8lyW855Nf3Jsi76Ec1pxKCjzX16PmsmFUcnGwrx8f0aziwBgo6FEf4i4F/MSPkqUx2o2BZYWHmuNQChQpfK+h6PdlFUFiA86zcFSNtSMzloGiaiGDV9HVczEB9kb+/W+8D/bbnnDGHIFSR2UyQTIHVhw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZJv0pasM5gbxaOGGBHz++NmMDGDsRRRprgEU/4CetkY=; b=dICEVihzIYQbGGcZS5Mw72efEP5SbUzyx/YPHyAbRvgW6Xb72a23zjW4mhgLe1Tja9B7LxO64FOLc3FydMQ2kKrUH/BYRNFywSxaf3+fBafIQoE+FNDrXyBKURaJh3GNyNF058e2hDxFEQUnnfNnI/ZGAeR9AYldw5oUamWk2AWre66hJRFediGp+dCYzniBOJiDplYXAVQim8KsjIYIFo3HoyoSz40Nto2aebtF4mcfA5aFgopSH3iVogczCItu3Q2Qwv3QCKwT3kLo4m/l3H+elNu1DMqyAvzLg/vsNaVekDmUElXR5N/+w6YM59RN/iA0Bhx6L3azw+NUqUCSVQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZJv0pasM5gbxaOGGBHz++NmMDGDsRRRprgEU/4CetkY=; b=SrmjQbU5ilXFQAlNFgYmBQIlH6XPdPwQNfLU9Iq76C642PV0uOfcyp3LQOR5jXJqFLOLaC8A31Nf/zCDvqZDrYOVnjsG2tuINJsVcqWdo26jw/6VummG79OKk+fNFarA7np9e1LxNUOzUZtn3isPSbiDwXVLu0PQL16RejCwSQ0= Received: from BY5PR11MB4151.namprd11.prod.outlook.com (2603:10b6:a03:18f::22) by BY5PR11MB4085.namprd11.prod.outlook.com (2603:10b6:a03:18d::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2750.21; Wed, 26 Feb 2020 01:39:09 +0000 Received: from BY5PR11MB4151.namprd11.prod.outlook.com ([fe80::85c1:670e:7f34:6ca9]) by BY5PR11MB4151.namprd11.prod.outlook.com ([fe80::85c1:670e:7f34:6ca9%6]) with mapi id 15.20.2750.021; Wed, 26 Feb 2020 01:39:09 +0000 From: "Chaganty, Rangasai V" To: "Fu, Siyuan" , "devel@edk2.groups.io" CC: "Ni, Ray" Subject: Re: [Patch] IntelSiliconPkg: Declare zero array explicitly to avoid compiler error. Thread-Topic: [Patch] IntelSiliconPkg: Declare zero array explicitly to avoid compiler error. Thread-Index: AQHV7EFEDcjq7WeR30eQofPrhkdMPqgssmYQ Date: Wed, 26 Feb 2020 01:39:09 +0000 Message-ID: References: <20200226010753.44716-1-siyuan.fu@intel.com> In-Reply-To: <20200226010753.44716-1-siyuan.fu@intel.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-titus-metadata-40: eyJDYXRlZ29yeUxhYmVscyI6IiIsIk1ldGFkYXRhIjp7Im5zIjoiaHR0cDpcL1wvd3d3LnRpdHVzLmNvbVwvbnNcL0ludGVsMyIsImlkIjoiZjA0NzY2ZGEtNTZmNy00Y2VkLWE5MDMtMDVlNzgwODRhODQ4IiwicHJvcHMiOlt7Im4iOiJDVFBDbGFzc2lmaWNhdGlvbiIsInZhbHMiOlt7InZhbHVlIjoiQ1RQX05UIn1dfV19LCJTdWJqZWN0TGFiZWxzIjpbXSwiVE1DVmVyc2lvbiI6IjE3LjEwLjE4MDQuNDkiLCJUcnVzdGVkTGFiZWxIYXNoIjoiM1FwZm5CMVFOZGpNdWhOUFFRMDR5a3FcL2JXUXd6YzliWUFHVlVOVTBTNkpjWXROd2dIckNrTVU0R0xVR1R4TU0ifQ== dlp-reaction: no-action dlp-version: 11.2.0.6 dlp-product: dlpe-windows x-ctpclassification: CTP_NT authentication-results: spf=none (sender IP is ) smtp.mailfrom=rangasai.v.chaganty@intel.com; x-originating-ip: [134.134.136.201] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 392a3f00-c8ef-43dc-07d3-08d7ba5cac9a x-ms-traffictypediagnostic: BY5PR11MB4085: x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:534; x-forefront-prvs: 0325F6C77B x-forefront-antispam-report: SFV:NSPM;SFS:(10019020)(346002)(376002)(39860400002)(136003)(366004)(396003)(189003)(199004)(53546011)(6506007)(186003)(4326008)(66556008)(64756008)(8676002)(81166006)(9686003)(81156014)(7696005)(966005)(55016002)(8936002)(107886003)(66446008)(26005)(478600001)(33656002)(5660300002)(86362001)(2906002)(110136005)(76116006)(71200400001)(66946007)(52536014)(316002)(66476007);DIR:OUT;SFP:1102;SCL:1;SRVR:BY5PR11MB4085;H:BY5PR11MB4151.namprd11.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;MX:1;A:1; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: LvYAez1FBL9bAkUNohhDPTH6WkwTC74oiMnReSJwr97kd5LzRDQTjzIbNRZBy5m072tFrbOilUgjlGpPp3a+oUat8Rpsk8q20nW9yCB0BUok4db5DmI0u5ZfS2Sd3122KQcYp+osguQElDQyuzUGPeKXKkM6MaerZiyUjrBRL031qO1vltddiwv+e3coimWqGKLANfuut3YniOHOorEVQ+re47OeYg+A4g6qdxUH8onUt2Nx+9BpDdhP1yc+7iyTglQ3EdN4HsFOC6B/p35EC4k6mbagMIHQQK4r/q7aGG7MdkBmj8k+aAG0a85MK27iIF0Qxib6xrv8Fy+uWgnljM1PThFqfSDNJK7NP5QKfpwk/zs2aZ8LLjMEm7jAzm8mBeRApI49NfWdgQi75xtCcYgih8MEHreLgnmZ987L0rnCrG8ooDxg702DB8Xm/UlPk9wwCLKp02ZqfoaaZSpSij3/Q0XxWq3bKDhd+mvUnlqsIyAGkRlL435oWBZOyUWlQ6kutMXwWqatQJPPI5KrQA== x-ms-exchange-antispam-messagedata: KlsAMcpnzJRB3KJxsW9MLpbIJAn2ff6iA9TaTR0F+wUo37NY6Nvqc/fedAZvKH3FxMI1FZGoCLWJ0cR41WIf2kgHVy7Bf2QhmsHINL2X/SC72vQYjEkYAElhh/Eq7H96ttj0hqBQyU9RnRGUUAX7Yw== MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 392a3f00-c8ef-43dc-07d3-08d7ba5cac9a X-MS-Exchange-CrossTenant-originalarrivaltime: 26 Feb 2020 01:39:09.0168 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: f92Th/732iljrsGLrIbtUc4RsYyibsKP+Ij3WBlUhQsU+rAi/180nkMMfW6L5Aj5hItsWSAcwBV5dEMlhhpi/jA4EH5J6M/3KsXrEsrONn0= X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR11MB4085 Return-Path: rangasai.v.chaganty@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Reviewed-by: Sai Chaganty -----Original Message----- From: Fu, Siyuan =20 Sent: Tuesday, February 25, 2020 5:08 PM To: devel@edk2.groups.io Cc: Ni, Ray ; Chaganty, Rangasai V Subject: [Patch] IntelSiliconPkg: Declare zero array explicitly to avoid co= mpiler error. This patch fixes a potential compiler error introduced by commit b0099a39bd= since not all compiler can support empty array member. BZ: https://tianocore.acgmultimedia.com/show_bug.cgi?id=3D2449 Cc: Ray Ni Cc: Rangasai V Chaganty Signed-off-by: Siyuan Fu --- .../Intel/IntelSiliconPkg/Include/Guid/MicrocodeShadowInfoHob.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/Silicon/Intel/IntelSiliconPkg/Include/Guid/MicrocodeShadowInfo= Hob.h b/Silicon/Intel/IntelSiliconPkg/Include/Guid/MicrocodeShadowInfoHob.h index d1a9d79a51..d887b39123 100644 --- a/Silicon/Intel/IntelSiliconPkg/Include/Guid/MicrocodeShadowInfoHob.h +++ b/Silicon/Intel/IntelSiliconPkg/Include/Guid/MicrocodeShadowInfoHob. +++ h @@ -33,7 +33,7 @@ typedef struct { // An array with MicrocodeCount elements that stores // the shadowed microcode patch address in memory. // - UINT64 MicrocodeAddrInMemory[]; + UINT64 MicrocodeAddrInMemory[0]; // // A buffer which contains details about the storage information // specific to StorageType. -- 2.19.1.windows.1