From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga05.intel.com (mga05.intel.com [192.55.52.43]) by mx.groups.io with SMTP id smtpd.web09.190.1612914160878753205 for ; Tue, 09 Feb 2021 15:42:40 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=tLWqHsoO; spf=pass (domain: intel.com, ip: 192.55.52.43, mailfrom: rangasai.v.chaganty@intel.com) IronPort-SDR: lnIQEN92KJEJo7RqT5bT+89XsooxX6qPmwmAZSqhcxNNmHVXmD4pwCC/rFz4A+GTOsDr0sdr9a NSkMQMavy/dQ== X-IronPort-AV: E=McAfee;i="6000,8403,9890"; a="266816610" X-IronPort-AV: E=Sophos;i="5.81,166,1610438400"; d="scan'208";a="266816610" Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Feb 2021 15:42:40 -0800 IronPort-SDR: kQSxoimhQ0RDTAbOAgqYxlA29nHB5bplaSCeDnthTHXjYJIEOMRfCIlCsRD2nwbECxktyUj9nG pJP3Rinc82cQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.81,166,1610438400"; d="scan'208";a="361105472" Received: from orsmsx606.amr.corp.intel.com ([10.22.229.19]) by fmsmga007.fm.intel.com with ESMTP; 09 Feb 2021 15:42:40 -0800 Received: from orsmsx612.amr.corp.intel.com (10.22.229.25) by ORSMSX606.amr.corp.intel.com (10.22.229.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2106.2; Tue, 9 Feb 2021 15:42:39 -0800 Received: from orsmsx602.amr.corp.intel.com (10.22.229.15) by ORSMSX612.amr.corp.intel.com (10.22.229.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2106.2; Tue, 9 Feb 2021 15:42:39 -0800 Received: from orsedg603.ED.cps.intel.com (10.7.248.4) by orsmsx602.amr.corp.intel.com (10.22.229.15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2106.2 via Frontend Transport; Tue, 9 Feb 2021 15:42:39 -0800 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (104.47.55.103) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.1713.5; Tue, 9 Feb 2021 15:42:39 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=dxT7+54ce7+9DSV0vdTuLdBKryvDgIn91A5rmVC7YwQ+jHLcJ3SS1f4mHKa+Ta1lb3NWZVLssfNHtkg4N+Gv8c0ZV1/+XDS18MNQhvxu/jcv+o6VzY+fMFww3XSg7SsjdgDDH/Z29hWpaxgBpzNId5MkQ8OuiZz5+BTyezGnk5VoBPj3a9rVIaiTVk8ObPtXl8UDglDrA24A0LEZQJGdyZNE0lnXkE8RRHXMjkjvnH25GrEmdSAj51PNayi1gi/LHsLpIl5NJCYAbYzV5VqgJQV98jr3EUbnatJ6w0oDlfvFxkEkerfUkQ63L0jqVcrlgdQyIFIBijfdhzTHMKpo+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=uYu/gj33znQJEIlE8tbgHsUKb42xJ/aTYsUHw0wuPs4=; b=UlB/oXFnKU5D4NZICw3KN1rlTfl2/SmvkuXBANuffsrobdGsKvMx6qUb6JkbK1nUTLKmhGlu12jPunPgBYmXx/HrysRFeozXeyozpWVtXNDYBZ6aP5D086EDsEIQUig8DA8Nk9GNNwLx9hjJhO88HNLD0VX8hQbFSDcitWEDATXDCjZzIKV8Xa48Q+AU4h4ChNjXUpc8YpSJVlkjC9lZO/qNnRSfSBPop/r4roWBGWi63ste2uqF4nijWCbJIDeBkayKj56QmJTFfU7LoBgD5KyDzGNdeIAnPutka+crY1b53PpUhrM3Drv90gV3MEw1ADaGYWmtfR+ilDO8f+ia/w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=uYu/gj33znQJEIlE8tbgHsUKb42xJ/aTYsUHw0wuPs4=; b=tLWqHsoOVejEgI1fQ3t4N9NHMqvpSs/cP/wBNNOGc/qjBNDVHpba4RPV7Ajvd1JvJAkLFartVnSKOhSpDTc6MYht218fDgrzdAeMmWf1lmDM3CGJKiQy4uEfcF55Y7MUoULAPTopC7m13B48TN/A1UWkzmuSzTsQAM9ngu8kIHA= Received: from BY5PR11MB4467.namprd11.prod.outlook.com (2603:10b6:a03:1b9::33) by BYAPR11MB2581.namprd11.prod.outlook.com (2603:10b6:a02:cc::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3825.17; Tue, 9 Feb 2021 23:42:38 +0000 Received: from BY5PR11MB4467.namprd11.prod.outlook.com ([fe80::84a3:28b1:8266:42b8]) by BY5PR11MB4467.namprd11.prod.outlook.com ([fe80::84a3:28b1:8266:42b8%6]) with mapi id 15.20.3825.030; Tue, 9 Feb 2021 23:42:38 +0000 From: "Chaganty, Rangasai V" To: "Luo, Heng" , "devel@edk2.groups.io" CC: "Desimone, Nathaniel L" Subject: Re: [Patch V2 2/8] TigerlakeOpenBoardPkg/TigerlakeURvp: Add fdf and header file Thread-Topic: [Patch V2 2/8] TigerlakeOpenBoardPkg/TigerlakeURvp: Add fdf and header file Thread-Index: AQHW/r//yGCgleRweES+cx8cqTQbzapQfOgA Date: Tue, 9 Feb 2021 23:42:38 +0000 Message-ID: References: <20210209084549.4417-1-heng.luo@intel.com> <20210209084549.4417-2-heng.luo@intel.com> In-Reply-To: <20210209084549.4417-2-heng.luo@intel.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-reaction: no-action dlp-version: 11.5.1.3 dlp-product: dlpe-windows authentication-results: intel.com; dkim=none (message not signed) header.d=none;intel.com; dmarc=none action=none header.from=intel.com; x-originating-ip: [50.45.159.74] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: cb103e8f-fe58-4727-a6ae-08d8cd546282 x-ms-traffictypediagnostic: BYAPR11MB2581: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:3826; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: ujzvH8g2jT8PDmY38NB8fTvwIrUBVNvkex69EoR6VpQTGNve4MfphR8TKGBR1tNRlaqc6mtBLNsQGtuAZqyMZ2WY5NpMvbQtgr/qf2vGFJ8XyS4jJPX358BKV/2pzza2tcRYYtKxiHtcKrIc+7o2bErjSHmNjcr4pNfSRC8ncKEp1i1A9pCZNFychSTbAlq7qU2UvhfFQ4lf9Cl9inZz7P4KmRTUh+esvZPZFaBq7klWmfqqhaFcWRhDw98g/RhGTHgsrkOJG/qWYWtzNqWY+P4F2I4I6JkTxxqTPR2VaVQY9XitLRucj0VhG1E5AiJ8TUhgrMuAzThFHKe4SxZGXBzS0PpRcZpufGKcMtvrXhAVtMtc2HEmEC01UXSoFk51ymIa6QNAtVFhh/B1qm1BTWYagK/bsEgKhvbVNigcZHw6O+pRYy1aBcZO1nJiqfaKUjPbFO89Qj5pMdwcVfsNlJK2VhCTrKxqPJzLe9F4gSy5510GwmdVh+n70tT+OcVCXFnHbafEzVBDAz33q3MT9InHPThRoIGN5envZx5EAR5z/enZwiuAixgn9QA9AhiytbUEgxgyg0j+FZPtY90xS5LdYAixqohM1r+Vwaa8+BA= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BY5PR11MB4467.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(396003)(39860400002)(346002)(376002)(136003)(366004)(53546011)(83380400001)(55016002)(2906002)(33656002)(6506007)(8676002)(66476007)(76116006)(66946007)(66556008)(26005)(107886003)(64756008)(66446008)(186003)(110136005)(52536014)(8936002)(86362001)(4326008)(316002)(966005)(5660300002)(478600001)(71200400001)(7696005)(9686003);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata: =?us-ascii?Q?jgOfzy2U30m18F/zCccRo83FUZ7NuXgGeoBJxLdJv3AXUw6E2imQJZSonWE7?= =?us-ascii?Q?fH8hKJ5sV/3vZcWcsofBi0EmlWyqgfbJ1MAGHcwbwXDpAYFjcO8k4Q/tHwac?= =?us-ascii?Q?etptgJnhDAR6+wwmEqZSh8pq0qamhHgWZVyKtAm0N38MWjZ2YJvoNLEpC5Uf?= =?us-ascii?Q?h7L7EY95WhUYq58yZHAKjvDQhcXlFE/tRUIj1CZHduhJ1m7x3/SGQ1Q2/4e3?= =?us-ascii?Q?pR7mB2+5HtTBBr34mJgXW0tuh1sZwRKTWhkPTaS7xtlhV9rNc765WttuJ6CT?= =?us-ascii?Q?/5uJWMRv1ATNn0pDAfeXrUKJYQp4wifkL+qgt/OZ8vdV92v0vvYI0dWqnBpZ?= =?us-ascii?Q?cAN6T9qn+84Gna95P6EUCIFk6eqm4xziZvngvBKTxKl14876jCdIrdMLi5dq?= =?us-ascii?Q?8iRiHtnJz/XWOVemN781XsVcUyR2QwJiBYEWWDy6Qwsn7Y8FXIdMLUqADdR2?= =?us-ascii?Q?OYeksTHSd+YUpXG7P8mibgM7UDHAOBUeAss+jqOVVpJBlqRiNwc7ux8MRb6B?= =?us-ascii?Q?DXXOZgGnEspYE1Z6d3f5uCjmlu9gZ3ZFBijQvPAwd4W2uUkIIu3wVFui1r7y?= =?us-ascii?Q?gmbi0U8/EAp+VVkdbJr9K+9RTyvZvMWntrvG6ciEH/mHZ2tTHtBZFprkXci+?= =?us-ascii?Q?N/qhPR26uCePVt8iaBBiFzuMeEkw8F9qUApeJCbYVSqPNbjXd8hPyeSwkriF?= =?us-ascii?Q?ICU/BWQSMRjGuJCFsjOI4EQbgNbUZEzQmR9CUY4PbS0zsQy9QQfpDm2jesoX?= =?us-ascii?Q?vDg7SloO0e5fPJPQic8iFeHJrllMxxRg/90nlDp5SMY3e/yBtVmn+pMWrtoF?= =?us-ascii?Q?6LcRgEhzQtSeJF+671mWxy00ULL3zhLCfLKkN2B4B8/XCq/Af/hMErr1j6Xz?= =?us-ascii?Q?3Z9Yr56BbVFU38q/VIFio6QaCeFunWUlosK+jOv1otZKBidWIb7PD+hz8rjC?= =?us-ascii?Q?gr9y9IkvpMp2h2suOKs09jIQzDzI+11jWEi+p85LyNTNpZnY374ajslz/i6u?= =?us-ascii?Q?8ePBFNv0JRlpJ5HxhobMq9EC943MN3aNuLwirhmPGUSFiM/4oddu1IvDjRQS?= =?us-ascii?Q?DZMaYE7EgyEUvVqDaud/JkEsaMZpx4DpXAKXruYUR/5UtHenAMM1ESH8nvq7?= =?us-ascii?Q?nETATvNRgIKrhFKJE+dq76KA90OQgUiLQOW7w0gpv1gRSKIoXATOp1X5RBET?= =?us-ascii?Q?w8xXuzlUphxlibCQoPBM9tpJ9R8PorK/6uqB1i+F5PJEb9mEzIb08q8dbIaW?= =?us-ascii?Q?TlgE9w4H/ycPFLoSHxyyLF9OCwr6DS6Uf5QIaUiSAVX6Y+fviA2/rjfKiFXA?= =?us-ascii?Q?pQ+ucIaEtGXcj7XTWnh1h6U7?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BY5PR11MB4467.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: cb103e8f-fe58-4727-a6ae-08d8cd546282 X-MS-Exchange-CrossTenant-originalarrivaltime: 09 Feb 2021 23:42:38.5952 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: xvGZA1e0yyu6WV/VyqGh83O7YI9uvgeO/9w7g4XEceW24yReGaReTOQQQS67Ldcts+mIPRJQIOx85fIO9/lOKnSbRum40mTC4J+sJxUwRY8= X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR11MB2581 Return-Path: rangasai.v.chaganty@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Reviewed-by: Sai Chaganty =20 -----Original Message----- From: Luo, Heng =20 Sent: Tuesday, February 09, 2021 12:46 AM To: devel@edk2.groups.io Cc: Chaganty, Rangasai V ; Desimone, Nathani= el L Subject: [Patch V2 2/8] TigerlakeOpenBoardPkg/TigerlakeURvp: Add fdf and he= ader file REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D3175 Adds the following files: * TigerlakeURvp/Include/Fdf/FlashMapInclude.fdf * TigerlakeURvp/Include/PeiPlatformHookLib.h Cc: Sai Chaganty Cc: Nate DeSimone Signed-off-by: Heng Luo --- Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/Include/Fdf/FlashMapInc= lude.fdf | 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++ Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/Include/PeiPlatformHook= Lib.h | 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++= ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 2 files changed, 184 insertions(+) diff --git a/Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/Include/Fdf= /FlashMapInclude.fdf b/Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/I= nclude/Fdf/FlashMapInclude.fdf new file mode 100644 index 0000000000..b21ae6401f --- /dev/null +++ b/Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/Include/Fdf/FlashM= apInclude.fdf @@ -0,0 +1,54 @@ +## @file +# FDF file of Platform. +# +# Copyright (c) 2021, Intel Corporation. All rights reserved.
+# SPDX-License-Identifier: BSD-2-Clause-Patent +# +## + +#=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D# +# 12 M BIOS - for FSP wrapper +#=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D# +DEFINE FLASH_BASE =3D 0x= FF400000 # +DEFINE FLASH_SIZE =3D 0x= 00C00000 # +DEFINE FLASH_BLOCK_SIZE =3D 0x= 00010000 # +DEFINE FLASH_NUM_BLOCKS =3D 0x= 000000C0 # +#=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D# + +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashNvStorageOffset =3D = 0x00000000 # Flash addr (0xFF400000) +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashNvStorageSize =3D = 0x00060000 # +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashNvStorageVariableOffset =3D = 0x00000000 # Flash addr (0xFF400000) +SET gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize =3D = 0x0002E000 # +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingOffset =3D = 0x0002E000 # Flash addr (0xFF42E000) +SET gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize =3D = 0x00002000 # +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareOffset =3D = 0x00030000 # Flash addr (0xFF430000) +SET gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize =3D = 0x00030000 # + +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvAdvancedOffset =3D = 0x000E0000 # Flash addr (0xFF4E0000) +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvAdvancedSize =3D = 0x001A0000 # +SET gBoardModuleTokenSpaceGuid.PcdFlashFvOptionalOffset =3D = 0x00280000 # Flash addr (0xFF680000) +SET gBoardModuleTokenSpaceGuid.PcdFlashFvOptionalSize =3D = 0x00300000 # +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvOsBootOffset =3D = 0x00580000 # Flash addr (0xFF980000) +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvOsBootSize =3D = 0x000A0000 # +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvUefiBootOffset =3D = 0x00620000 # Flash addr (0xFFA20000) +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvUefiBootSize =3D = 0x001D0000 # + +## Firmware binaries FV absolute address requires 256kB alignment +## Build script checks the requirement. +SET gBoardModuleTokenSpaceGuid.PcdFlashFvFirmwareBinariesOffset =3D = 0x00800000 # Flash addr (0xFFC00000) +SET gBoardModuleTokenSpaceGuid.PcdFlashFvFirmwareBinariesSize =3D = 0x00080000 # Keep 0x80000 or larger +SET gSiPkgTokenSpaceGuid.PcdFlashMicrocodeFvOffset =3D = 0x00880000 # Flash addr (0xFFC80000) +SET gSiPkgTokenSpaceGuid.PcdFlashMicrocodeFvSize =3D = 0x00070000 # Keep 0x70000 or larger, change MicrocodeFv.fdf in case that t= his value change +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvPostMemoryOffset =3D = 0x008F0000 # Flash addr (0xFFC00000) +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvPostMemorySize =3D = 0x00080000 # +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvFspSOffset =3D = 0x00970000 # Flash addr (0xFFD70000) +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvFspSSize =3D = 0x000A0000 # +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvFspMOffset =3D = 0x00A10000 # Flash addr (0xFFE10000) +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvFspMSize =3D = 0x00110000 # +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvFspTOffset =3D = 0x00B20000 # Flash addr (0xFFF20000) +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvFspTSize =3D = 0x00010000 # + +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvSecurityOffset =3D = 0x00B30000 # Flash addr (0xFFF30000) +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvSecuritySize =3D = 0x00020000 # +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvPreMemoryOffset =3D = 0x00B50000 # Flash addr (0xFFF50000) +SET gMinPlatformPkgTokenSpaceGuid.PcdFlashFvPreMemorySize =3D = 0x000B0000 # diff --git a/Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/Include/Pei= PlatformHookLib.h b/Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/Incl= ude/PeiPlatformHookLib.h new file mode 100644 index 0000000000..f8611764f5 --- /dev/null +++ b/Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/Include/PeiPlatfor= mHookLib.h @@ -0,0 +1,130 @@ +/** @file + + Copyright (c) 2021, Intel Corporation. All rights reserved.
+ SPDX-License-Identifier: BSD-2-Clause-Patent +**/ + +#ifndef _PEI_PLATFORM_HOOK_LIB_H_ +#define _PEI_PLATFORM_HOOK_LIB_H_ + +#include +#include + + +//EC Command to provide one byte of debug indication +#define BSSB_DEBUG_INDICATION 0xAE +/** + Configure EC for specific devices + + @param[in] PchLan - The PchLan of PCH_SETUP variable. + @param[in] BootMode - The current boot mode. +**/ +VOID +EcInit ( + IN UINT8 PchLan, + IN EFI_BOOT_MODE BootMode + ); + +/** + Checks if Premium PMIC present + + @retval TRUE if present + @retval FALSE it discrete/other PMIC +**/ +BOOLEAN +IsPremiumPmicPresent ( + VOID + ); + +/** + Pmic Programming to supprort LPAL Feature + + @retval NONE +**/ +VOID +PremiumPmicDisableSlpS0Voltage ( + VOID + ); + +/** +Pmic Programming to supprort LPAL Feature + @retval NONE +**/ +VOID +PremiumPmicEnableSlpS0Voltage( + VOID + ); + +/** + Do platform specific programming pre-memory. For example, EC init, Chips= et programming + + @retval Status +**/ +EFI_STATUS +PlatformSpecificInitPreMem ( + VOID + ); + +/** + Do platform specific programming post-memory. + + @retval Status +**/ +EFI_STATUS +PlatformSpecificInit ( + VOID + ); + +/** + Configure GPIO and SIO Before Memory is ready. + + @retval EFI_SUCCESS Operation success. +**/ +EFI_STATUS +BoardInitPreMem ( + VOID + ); + +/** + Configure GPIO and SIO + + @retval EFI_SUCCESS Operation success. +**/ +EFI_STATUS +BoardInit ( + VOID + ); + +/** +Voltage Margining Routine + +@retval EFI_SUCCESS Operation success +**/ +EFI_STATUS +VoltageMarginingRoutine( + VOID + ); + +/** + Detect recovery mode + + @retval EFI_SUCCESS System in Recovery Mode + @retval EFI_UNSUPPORTED System doesn't support Recovery Mode + @retval EFI_NOT_FOUND System is not in Recovery Mode +**/ +EFI_STATUS +IsRecoveryMode ( + VOID + ); + +/** + Early board Configuration before Memory is ready. + + @retval EFI_SUCCESS Operation success. +**/ +EFI_STATUS +BoardInitEarlyPreMem ( + VOID + ); +#endif + --=20 2.24.0.windows.2