From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga17.intel.com (mga17.intel.com [192.55.52.151]) by mx.groups.io with SMTP id smtpd.web10.966.1573872829532002612 for ; Fri, 15 Nov 2019 18:53:49 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=tYWXZeCH; spf=pass (domain: intel.com, ip: 192.55.52.151, mailfrom: michael.a.kubacki@intel.com) X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga006.jf.intel.com ([10.7.209.51]) by fmsmga107.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 15 Nov 2019 18:53:49 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.68,310,1569308400"; d="scan'208";a="208591030" Received: from fmsmsx108.amr.corp.intel.com ([10.18.124.206]) by orsmga006.jf.intel.com with ESMTP; 15 Nov 2019 18:53:48 -0800 Received: from fmsmsx102.amr.corp.intel.com (10.18.124.200) by FMSMSX108.amr.corp.intel.com (10.18.124.206) with Microsoft SMTP Server (TLS) id 14.3.439.0; Fri, 15 Nov 2019 18:53:48 -0800 Received: from FMSEDG002.ED.cps.intel.com (10.1.192.134) by FMSMSX102.amr.corp.intel.com (10.18.124.200) with Microsoft SMTP Server (TLS) id 14.3.439.0; Fri, 15 Nov 2019 18:53:48 -0800 Received: from NAM04-BN3-obe.outbound.protection.outlook.com (104.47.46.57) by edgegateway.intel.com (192.55.55.69) with Microsoft SMTP Server (TLS) id 14.3.439.0; Fri, 15 Nov 2019 18:53:48 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=n5zSCrzErgLvnn2WeQk4KkoDuuzeAK5bQolrWiB5zfiv3jsTzkZlDclyKSeOME+PFJTNa/1gLyI/655Kl3xzmggCW+MabYmjS6pnw/IvRXida1EbUFj/kQrNViVZNk6BCOR7mXb2qDe777E393SlRLKJw7uQlNuB+rOUHrMqRxXTbRa5Uzb7WzhXMBZOSZLzbZfBFD1BnQgKgYwIH4b+qLS1uIBk6RshTsZprw5TdaF1Wg3t3qV7gmtuIQ4AgLTHjFrTMAEeEhbVo8OUC4bhYmwks3EoP6+Rag2dFcPkXXRMxEGPbLfKnbVdaNNjgGM9mWQlYbfcLmP4AlmqmFeq7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=R1n0IBJmsmh3nzPHS0Us0rryAKkX9qN846GT+0emZpc=; b=b9xJSKo5asweV+Edlp7YGeZBjhUSX3uyWyd1+FkbKQ3Cgqb6Kvl51Tx/9Rfl6RHgRLSWjQ1nP9PJY9tCBcxy+rAuJuxwfk60/zblio/BbNsQr+XcdUzDL9ggx7NWszQY7kbV25cPFpefKSyZ4ldDb4FBo1NYrK/uB9O9zRaQvantN4JlZEgZfTEikVcYlHpSekYEA0Buvjc8gHDnMgBn1e18PpwTF7zR9Jl/NAPubWaJe9cv3CjjLzxi7ftWXDvmrJ2o4gN/nTq8B6SbuX3FvrYjiTjD9lHyEZc00Dsd2nCkqo5lOAB6t+eIF3K+1iU+9AzJomj12oMMcxClAn+QFQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=R1n0IBJmsmh3nzPHS0Us0rryAKkX9qN846GT+0emZpc=; b=tYWXZeCHuGdxaFbt8ExTFnKILb0l82zk7vwdScTNYYcSHmBREE3FfvjnQSPBnIUCzFMzRjdD8+Ua7PNcJAFkKG+mCf5YRmLWTsoRxots7THxzUfQUDQlxGXyN4m0DO2BcjT/X47bsLALu6oUscGtO6HmhExLqSuFfDZepXc5uRE= Received: from BY5PR11MB4484.namprd11.prod.outlook.com (52.132.254.155) by BY5PR11MB4226.namprd11.prod.outlook.com (52.132.253.140) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2451.23; Sat, 16 Nov 2019 02:53:46 +0000 Received: from BY5PR11MB4484.namprd11.prod.outlook.com ([fe80::a114:604b:7ca3:5420]) by BY5PR11MB4484.namprd11.prod.outlook.com ([fe80::a114:604b:7ca3:5420%7]) with mapi id 15.20.2451.027; Sat, 16 Nov 2019 02:53:46 +0000 From: "Kubacki, Michael A" To: "Desimone, Nathaniel L" , "devel@edk2.groups.io" CC: "Chiu, Chasel" Subject: Re: [edk2-platforms] [PATCH V1 06/13] WhiskeylakeOpenBoardPkg: Add SiliconInitLib APIs to BoardInitLib Thread-Topic: [edk2-platforms] [PATCH V1 06/13] WhiskeylakeOpenBoardPkg: Add SiliconInitLib APIs to BoardInitLib Thread-Index: AQHVmrP9qnca1w49EkmGm4dKgndbBqeNGW1A Date: Sat, 16 Nov 2019 02:53:46 +0000 Message-ID: References: <20191114060655.5161-1-nathaniel.l.desimone@intel.com> <20191114060655.5161-7-nathaniel.l.desimone@intel.com> In-Reply-To: <20191114060655.5161-7-nathaniel.l.desimone@intel.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows x-ctpclassification: CTP_NT x-titus-metadata-40: eyJDYXRlZ29yeUxhYmVscyI6IiIsIk1ldGFkYXRhIjp7Im5zIjoiaHR0cDpcL1wvd3d3LnRpdHVzLmNvbVwvbnNcL0ludGVsMyIsImlkIjoiNTc5NzY3NWQtNzc4NS00ZTEzLTk4MGEtNGEzOTBiMGUzOTkyIiwicHJvcHMiOlt7Im4iOiJDVFBDbGFzc2lmaWNhdGlvbiIsInZhbHMiOlt7InZhbHVlIjoiQ1RQX05UIn1dfV19LCJTdWJqZWN0TGFiZWxzIjpbXSwiVE1DVmVyc2lvbiI6IjE3LjEwLjE4MDQuNDkiLCJUcnVzdGVkTGFiZWxIYXNoIjoiODZaeWRwYnJUTGZsNHV1YTI4VzIrOStITStncEtVSUhDeWxJWWxqVnhFK1lZTXdRXC9Ub3BFTUhaY0NnUGlzQ1AifQ== dlp-reaction: no-action dlp-version: 11.2.0.6 authentication-results: spf=none (sender IP is ) smtp.mailfrom=michael.a.kubacki@intel.com; x-originating-ip: [134.134.136.217] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 982751b8-c4f4-44fd-1e1f-08d76a403301 x-ms-traffictypediagnostic: BY5PR11MB4226: x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:9508; x-forefront-prvs: 02234DBFF6 x-forefront-antispam-report: SFV:NSPM;SFS:(10019020)(136003)(366004)(346002)(396003)(39860400002)(376002)(13464003)(189003)(199004)(76116006)(66946007)(55016002)(25786009)(66476007)(66556008)(52536014)(4326008)(14454004)(5660300002)(9686003)(64756008)(2906002)(3846002)(6116002)(66446008)(6436002)(229853002)(8936002)(81166006)(81156014)(8676002)(478600001)(6246003)(107886003)(14444005)(256004)(2501003)(76176011)(74316002)(102836004)(53546011)(6506007)(486006)(7736002)(476003)(305945005)(71200400001)(71190400001)(7696005)(11346002)(446003)(110136005)(66066001)(316002)(99286004)(33656002)(86362001)(186003)(26005);DIR:OUT;SFP:1102;SCL:1;SRVR:BY5PR11MB4226;H:BY5PR11MB4484.namprd11.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;MX:1;A:1; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: 9RfMEvQbxNeF50yj8dKNY/bxAiT7B+Lpeg23lYpgFPmR7g3TGfC1MnuuWjS66k6lLds3FAPu1qJOuJ2EA2UeVO63w8pzaeMz3C6/JOiUTL/3xYhDItemgWDqJTIEs9fO3p7qa9x8P0r8CVt98ldLOqsuzpUTbOjKWP5HXnB8MuL8vSZPZ1gZD4dSETaYLn+yFCq3QiZDrsDrCqTICd4XuSP8OG6+DrF8PuO6v6i8xrBF+8iCMP16bzZ61gT9/gRUWoyIYjVcvojZwekp/II7FxNgIL8F0g0CZlAIeg6k+nWCQFZIUKzAY3yjut9KUAVPcPOO2b2xaPH873Yyq7SpJElnjgyDMNdGxzpea6zQibdnhGWKFEn2ZpesWI+Y/K5oLBoi3OCKZdo/sFeEC6cE33m6RMtsqFUFdhqLdwkVxuctlBnmMapWlL6cxC7ytXtl MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 982751b8-c4f4-44fd-1e1f-08d76a403301 X-MS-Exchange-CrossTenant-originalarrivaltime: 16 Nov 2019 02:53:46.1357 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: HUG2N8qFdcVlWGQHAtT2LqfGaS+YiM+5kfvLhzsnIJe5N4YjZ8wFAZqcIuUESdGbDrk+ZBxy43QvK/NJ3/JZ6phdlS12N1zwzixVIM4jNfQ= X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR11MB4226 Return-Path: michael.a.kubacki@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Reviewed-by: Michael Kubacki > -----Original Message----- > From: Desimone, Nathaniel L > Sent: Wednesday, November 13, 2019 10:07 PM > To: devel@edk2.groups.io > Cc: Chiu, Chasel ; Kubacki, Michael A > > Subject: [edk2-platforms] [PATCH V1 06/13] WhiskeylakeOpenBoardPkg: > Add SiliconInitLib APIs to BoardInitLib >=20 > Cc: Chasel Chiu > Cc: Michael Kubacki > Signed-off-by: Nate DeSimone > --- > .../BoardInitLib/PeiBoardInitPostMemLib.inf | 1 + > .../BoardInitLib/PeiBoardInitPreMemLib.inf | 1 + > .../PeiMultiBoardInitPostMemLib.inf | 1 + > .../PeiMultiBoardInitPreMemLib.inf | 2 +- > .../PeiWhiskeylakeURvpInitPostMemLib.c | 6 +- > .../PeiWhiskeylakeURvpInitPreMemLib.c | 89 ++----------------- > .../BoardInitLib/WhiskeylakeURvpInit.h | 1 + > .../WhiskeylakeURvp/OpenBoardPkg.dsc | 5 ++ > 8 files changed, 24 insertions(+), 82 deletions(-) >=20 > diff --git > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiBoardInitPostMemLib.inf > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiBoardInitPostMemLib.inf > index 9bf4d127c5..affc5c56ad 100644 > --- > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiBoardInitPostMemLib.inf > +++ > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiBoardInitPostMemLib.inf > @@ -26,6 +26,7 @@ > HdaVerbTableLib >=20 > MemoryAllocationLib >=20 > PcdLib >=20 > + SiliconInitLib >=20 >=20 >=20 > [Packages] >=20 > MinPlatformPkg/MinPlatformPkg.dec >=20 > diff --git > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiBoardInitPreMemLib.inf > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiBoardInitPreMemLib.inf > index 4ab80f9eb3..40e20285e0 100644 > --- > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiBoardInitPreMemLib.inf > +++ > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiBoardInitPreMemLib.inf > @@ -23,6 +23,7 @@ > BaseMemoryLib >=20 > MemoryAllocationLib >=20 > PcdLib >=20 > + SiliconInitLib >=20 >=20 >=20 > [Packages] >=20 > MinPlatformPkg/MinPlatformPkg.dec >=20 > diff --git > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiMultiBoardInitPostMemLib.inf > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiMultiBoardInitPostMemLib.inf > index c043e32638..21dc2f70c0 100644 > --- > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiMultiBoardInitPostMemLib.inf > +++ > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiMultiBoardInitPostMemLib.inf > @@ -30,6 +30,7 @@ > PeiPlatformHookLib >=20 > PeiPolicyInitLib >=20 > PchInfoLib >=20 > + SiliconInitLib >=20 >=20 >=20 > [Packages] >=20 > MinPlatformPkg/MinPlatformPkg.dec >=20 > diff --git > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiMultiBoardInitPreMemLib.inf > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiMultiBoardInitPreMemLib.inf > index cd0315377a..7389f1dfcd 100644 > --- > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiMultiBoardInitPreMemLib.inf > +++ > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiMultiBoardInitPreMemLib.inf > @@ -31,6 +31,7 @@ > PeiPlatformHookLib >=20 > PeiPolicyInitLib >=20 > PlatformHookLib >=20 > + SiliconInitLib >=20 > StallPpiLib >=20 >=20 >=20 > [Packages] >=20 > @@ -57,7 +58,6 @@ >=20 >=20 > [Guids] >=20 > gPchGeneralPreMemConfigGuid ## CONSUMES >=20 > - gTcoWdtHobGuid ## CONSUMES >=20 >=20 >=20 > [Pcd] >=20 > gWhiskeylakeOpenBoardPkgTokenSpaceGuid.PcdLpcSioConfigDefaultPort >=20 > diff --git > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiWhiskeylakeURvpInitPostMemLib.c > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiWhiskeylakeURvpInitPostMemLib.c > index 9413620a4a..248a6657d5 100644 > --- > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiWhiskeylakeURvpInitPostMemLib.c > +++ > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiWhiskeylakeURvpInitPostMemLib.c > @@ -430,6 +430,10 @@ WhiskeylakeURvpBoardInitBeforeSiliconInit ( > // >=20 > Status =3D UpdateChipsetInitPtr(); >=20 >=20 >=20 > + /// >=20 > + /// Do Late PCH init >=20 > + /// >=20 > + LateSiliconInit (); >=20 > + >=20 > return EFI_SUCCESS; >=20 > } >=20 > - >=20 > diff --git > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiWhiskeylakeURvpInitPreMemLib.c > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiWhiskeylakeURvpInitPreMemLib.c > index 0124888244..055d731651 100644 > --- > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiWhiskeylakeURvpInitPreMemLib.c > +++ > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/PeiWhiskeylakeURvpInitPreMemLib.c > @@ -45,7 +45,6 @@ > #include >=20 > #include >=20 > #include >=20 > -#include >=20 > #include >=20 >=20 >=20 > /// >=20 > @@ -232,50 +231,8 @@ BoardMiscInitPreMem( > return EFI_SUCCESS; >=20 > } >=20 >=20 >=20 > -//@todo it should be moved to Si Pkg. >=20 > -/** >=20 > -Early Platform PCH initialization >=20 > -**/ >=20 > -VOID >=20 > -EarlyPlatformPchInit( >=20 > - VOID >=20 > -) >=20 > -{ >=20 > - UINT8 Data8; >=20 > - UINT8 TcoRebootHappened; >=20 > - TCO_WDT_HOB *TcoWdtHobPtr; >=20 > - EFI_STATUS Status; >=20 > - >=20 > - /// >=20 > - /// Read the Second TO status bit >=20 > - /// >=20 > - Data8 =3D IoRead8(PcdGet16(PcdTcoBaseAddress) + R_TCO_IO_TCO2_STS); >=20 > - if ((Data8 & B_TCO_IO_TCO2_STS_SECOND_TO) =3D=3D > B_TCO_IO_TCO2_STS_SECOND_TO) { >=20 > - TcoRebootHappened =3D 1; >=20 > - DEBUG((DEBUG_INFO, "PlatformInitPreMem - TCO Second TO status bit is > set. This might be a TCO reboot\n")); >=20 > - } >=20 > - else { >=20 > - TcoRebootHappened =3D 0; >=20 > - } >=20 > - >=20 > - /// >=20 > - /// Create HOB >=20 > - /// >=20 > - Status =3D PeiServicesCreateHob(EFI_HOB_TYPE_GUID_EXTENSION, > sizeof(TCO_WDT_HOB), (VOID **)&TcoWdtHobPtr); >=20 > - if (!EFI_ERROR(Status)) { >=20 > - TcoWdtHobPtr->Header.Name =3D gTcoWdtHobGuid; >=20 > - TcoWdtHobPtr->TcoRebootHappened =3D TcoRebootHappened; >=20 > - } >=20 > - >=20 > - /// >=20 > - /// Clear the Second TO status bit >=20 > - /// >=20 > - IoWrite8(PcdGet16(PcdTcoBaseAddress) + R_TCO_IO_TCO2_STS, > B_TCO_IO_TCO2_STS_SECOND_TO); >=20 > -} >=20 > - >=20 > /** >=20 > Board configuration initialization in the pre-memory boot phase. >=20 > - >=20 > **/ >=20 > VOID >=20 > BoardConfigInitPreMem ( >=20 > @@ -341,7 +298,6 @@ PlatformInitPreMemCallBack( > ) >=20 > { >=20 > EFI_STATUS Status; >=20 > - UINT16 ABase; >=20 > UINT8 FwConfig; >=20 >=20 >=20 > // >=20 > @@ -378,16 +334,8 @@ PlatformInitPreMemCallBack( > /// >=20 > /// Configure GPIO and SIO >=20 > /// >=20 > - Status =3D BoardInitPreMem(); >=20 > - ASSERT_EFI_ERROR(Status); >=20 > - >=20 > - ABase =3D PmcGetAcpiBase(); >=20 > - >=20 > - /// >=20 > - /// Clear all pending SMI. On S3 clear power button enable so it will = not > generate an SMI. >=20 > - /// >=20 > - IoWrite16(ABase + R_ACPI_IO_PM1_EN, 0); >=20 > - IoWrite32(ABase + R_ACPI_IO_GPE0_EN_127_96, 0); >=20 > + Status =3D BoardInitPreMem (); >=20 > + ASSERT_EFI_ERROR (Status); >=20 >=20 >=20 > /// >=20 > /// Install Pre Memory PPIs >=20 > @@ -550,12 +498,6 @@ WhiskeylakeURvpInitPreMem ( > Status =3D InstallStallPpi(); >=20 > ASSERT_EFI_ERROR(Status); >=20 >=20 >=20 > - ///@todo it should be moved to Si Pkg. >=20 > - /// >=20 > - /// Do Early PCH init >=20 > - /// >=20 > - EarlyPlatformPchInit(); >=20 > - >=20 > // >=20 > // Install PCH RESET PPI and EFI RESET2 PeiService >=20 > // >=20 > @@ -588,6 +530,11 @@ WhiskeylakeURvpBoardInitBeforeMemoryInit ( > VOID >=20 > ) >=20 > { >=20 > + /// >=20 > + /// Do basic PCH init >=20 > + /// >=20 > + SiliconInit (); >=20 > + >=20 > WhiskeylakeURvpInitPreMem (); >=20 >=20 >=20 > return EFI_SUCCESS; >=20 > @@ -600,27 +547,9 @@ WhiskeylakeURvpBoardDebugInit ( > ) >=20 > { >=20 > /// >=20 > - /// LPC I/O Configuration >=20 > + /// Do Early PCH init >=20 > /// >=20 > - PchLpcIoDecodeRangesSet ( >=20 > - (V_LPC_CFG_IOD_LPT_378 << N_LPC_CFG_IOD_LPT) | >=20 > - (V_LPC_CFG_IOD_COMB_3E8 << N_LPC_CFG_IOD_COMB) | >=20 > - (V_LPC_CFG_IOD_COMA_3F8 << N_LPC_CFG_IOD_COMA) >=20 > - ); >=20 > - >=20 > - PchLpcIoEnableDecodingSet ( >=20 > - B_LPC_CFG_IOE_ME2 | >=20 > - B_LPC_CFG_IOE_SE | >=20 > - B_LPC_CFG_IOE_ME1 | >=20 > - B_LPC_CFG_IOE_KE | >=20 > - B_LPC_CFG_IOE_HGE | >=20 > - B_LPC_CFG_IOE_LGE | >=20 > - B_LPC_CFG_IOE_FDE | >=20 > - B_LPC_CFG_IOE_PPE | >=20 > - B_LPC_CFG_IOE_CBE | >=20 > - B_LPC_CFG_IOE_CAE >=20 > - ); >=20 > - >=20 > + EarlySiliconInit (); >=20 > return EFI_SUCCESS; >=20 > } >=20 >=20 >=20 > diff --git > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/WhiskeylakeURvpInit.h > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/WhiskeylakeURvpInit.h > index 325bcb41df..d3a709b2a9 100644 > --- > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/WhiskeylakeURvpInit.h > +++ > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Library/Boa > rdInitLib/WhiskeylakeURvpInit.h > @@ -15,6 +15,7 @@ > #include >=20 > #include >=20 > #include >=20 > +#include >=20 > #include >=20 > #include >=20 >=20 >=20 > diff --git > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoard > Pkg.dsc > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoard > Pkg.dsc > index cdaf47b6f7..3cd0478021 100644 > --- > a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoard > Pkg.dsc > +++ > b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoard > Pkg.dsc > @@ -154,6 +154,11 @@ >=20 > TimerLib|$(PLATFORM_BOARD_PACKAGE)/Library/AcpiTimerLib/BaseAcpiTi > merLib.inf >=20 >=20 >=20 > [LibraryClasses.common.PEIM] >=20 > + ####################################### >=20 > + # Silicon Initialization Package >=20 > + ####################################### >=20 > + > SiliconInitLib|$(PLATFORM_SI_PACKAGE)/Library/PeiSiliconInitLib/PeiSilico= nI > nitLib.inf >=20 > + >=20 > ####################################### >=20 > # Platform Package >=20 > ####################################### >=20 > -- > 2.23.0.windows.1