From: "Ard Biesheuvel" <ard.biesheuvel@linaro.org>
To: Marcin Wojtas <mw@semihalf.com>
Cc: edk2-devel-groups-io <devel@edk2.groups.io>,
"Leif Lindholm" <leif.lindholm@linaro.org>,
"Jan Dąbroś" <jsd@semihalf.com>,
"Grzegorz Jaszczyk" <jaz@semihalf.com>,
"Kostya Porotchkin" <kostap@marvell.com>,
"Jici Gao" <Jici.Gao@arm.com>,
"Rebecca Cran" <rebecca@bluestop.org>,
kettenis@jive.eu
Subject: Re: [edk2-platforms: PATCH 05/14] Marvell/Armada7k8k: MvBoardDesc: Extend protocol with PCIE support
Date: Thu, 16 May 2019 15:53:32 +0200 [thread overview]
Message-ID: <CAKv+Gu-NXE4tYzr9amLyVLa7xrgm8ChPqNAqrd0SrXfR3JMciw@mail.gmail.com> (raw)
In-Reply-To: <1557395622-32425-6-git-send-email-mw@semihalf.com>
On Thu, 9 May 2019 at 11:54, Marcin Wojtas <mw@semihalf.com> wrote:
>
> Introduce new callback that can provide information about PCIE
> controllers, which are used on the platform. According ArmadaSoCDescLib
> ArmadaBoardDescLib routines are used for obtaining required data.
>
> Contributed-under: TianoCore Contribution Agreement 1.1
> Signed-off-by: Marcin Wojtas <mw@semihalf.com>
> ---
> Silicon/Marvell/Include/Protocol/BoardDesc.h | 22 +++++
> Silicon/Marvell/Drivers/BoardDesc/MvBoardDescDxe.c | 86 ++++++++++++++++++++
> 2 files changed, 108 insertions(+)
>
> diff --git a/Silicon/Marvell/Include/Protocol/BoardDesc.h b/Silicon/Marvell/Include/Protocol/BoardDesc.h
> index 02905ea..c38ad86 100644
> --- a/Silicon/Marvell/Include/Protocol/BoardDesc.h
> +++ b/Silicon/Marvell/Include/Protocol/BoardDesc.h
> @@ -90,6 +90,27 @@ EFI_STATUS
> IN OUT MV_BOARD_XHCI_DESC **XhciDesc
> );
>
> +/**
> + Return the description of PCIE controllers used on the platform.
> +
> + @param[in out] *This Pointer to board description protocol.
> + @param[in out] **PcieDescription Array containing PCIE controllers'
> + description.
> +
> + @retval EFI_SUCCESS The data were obtained successfully.
> + @retval EFI_NOT_FOUND None of the controllers is used.
> + @retval EFI_INVALID_PARAMETER Description wrongly defined.
> + @retval EFI_OUT_OF_RESOURCES Lack of resources.
> + @retval Other Return error status.
> +
> +**/
> +typedef
> +EFI_STATUS
> +(EFIAPI *MV_BOARD_PCIE_DESCRIPTION_GET) (
> + IN MARVELL_BOARD_DESC_PROTOCOL *This,
> + IN OUT MV_BOARD_PCIE_DESCRIPTION **PcieDescription
> + );
> +
> typedef
> EFI_STATUS
> (EFIAPI *MV_BOARD_DESC_PP2_GET) (
> @@ -121,6 +142,7 @@ struct _MARVELL_BOARD_DESC_PROTOCOL {
> MV_BOARD_DESC_XHCI_GET BoardDescXhciGet;
> MV_BOARD_DESC_FREE BoardDescFree;
> MV_BOARD_GPIO_DESCRIPTION_GET GpioDescriptionGet;
> + MV_BOARD_PCIE_DESCRIPTION_GET PcieDescriptionGet;
> };
>
> #endif // __MARVELL_BOARD_DESC_PROTOCOL_H__
> diff --git a/Silicon/Marvell/Drivers/BoardDesc/MvBoardDescDxe.c b/Silicon/Marvell/Drivers/BoardDesc/MvBoardDescDxe.c
> index 973c362..9cd95bd 100644
> --- a/Silicon/Marvell/Drivers/BoardDesc/MvBoardDescDxe.c
> +++ b/Silicon/Marvell/Drivers/BoardDesc/MvBoardDescDxe.c
> @@ -36,6 +36,7 @@ SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
> MV_BOARD_DESC *mBoardDescInstance;
>
> STATIC MV_BOARD_GPIO_DESCRIPTION *mGpioDescription;
> +STATIC MV_BOARD_PCIE_DESCRIPTION *mPcieDescription;
>
> STATIC
> EFI_STATUS
> @@ -444,6 +445,90 @@ MvBoardDescXhciGet (
> return EFI_SUCCESS;
> }
>
> +/**
> + Return the description of PCIE controllers used on the platform.
> +
> + @param[in out] *This Pointer to board description protocol.
> + @param[in out] **PcieDescription Array containing PCIE controllers'
> + description.
> +
> + @retval EFI_SUCCESS The data were obtained successfully.
> + @retval EFI_NOT_FOUND None of the controllers is used.
> + @retval EFI_INVALID_PARAMETER Description wrongly defined.
> + @retval EFI_OUT_OF_RESOURCES Lack of resources.
> + @retval Other Return error status.
> +
> +**/
> +STATIC
> +EFI_STATUS
> +MvBoardPcieDescriptionGet (
> + IN MARVELL_BOARD_DESC_PROTOCOL *This,
> + IN OUT MV_BOARD_PCIE_DESCRIPTION **PcieDescription
> + )
> +{
> + UINTN SoCPcieControllerCount, BoardPcieControllerCount, SoCIndex, BoardIndex;
> + EFI_PHYSICAL_ADDRESS *PcieBaseAddresses;
> + MV_PCIE_CONTROLLER *PcieControllers;
> + EFI_STATUS Status;
> +
> + /* Use existing structure if already created. */
> + if (mPcieDescription != NULL) {
> + *PcieDescription = mPcieDescription;
Since you are returning a cached copy here, I'd prefer it if the
prototype of the OUT parameter was MV_BOARD_PCIE_DESCRIPTION CONST**
rather than MV_BOARD_PCIE_DESCRIPTION**, since now, you are returning
a pointer to internal state of this driver.
(I guess this might apply to other methods as well)
> + return EFI_SUCCESS;
> + }
> +
> + /* Get SoC data about all available PCIE controllers. */
> + Status = ArmadaSoCPcieGet (&PcieBaseAddresses, &SoCPcieControllerCount);
> + if (EFI_ERROR (Status)) {
> + return Status;
> + }
> +
> + /* Get per-board information about all used PCIE controllers. */
> + Status = ArmadaBoardPcieControllerGet (&PcieControllers,
> + &BoardPcieControllerCount);
> + if (EFI_ERROR (Status)) {
> + return Status;
> + }
> +
> + /* Sanity check of the board description. */
> + if (BoardPcieControllerCount > SoCPcieControllerCount) {
> + DEBUG ((DEBUG_ERROR, "%a: Too many controllers described\n", __FUNCTION__));
> + return EFI_INVALID_PARAMETER;
> + }
> +
> + for (BoardIndex = 0; BoardIndex < BoardPcieControllerCount; BoardIndex++) {
> + for (SoCIndex = 0; SoCIndex < SoCPcieControllerCount; SoCIndex++) {
> + if (PcieControllers[BoardIndex].PcieBaseAddress ==
> + PcieBaseAddresses[SoCIndex]) {
> + /* Match found */
> + break;
> + }
> + }
> + if (SoCIndex == SoCPcieControllerCount) {
> + DEBUG ((DEBUG_ERROR,
> + "%a: Controller #%d base address invalid: 0x%x\n",
> + __FUNCTION__,
> + BoardIndex,
> + PcieControllers[BoardIndex].PcieBaseAddress));
> + return EFI_INVALID_PARAMETER;
> + }
> + }
> +
> + /* Allocate and fill board description. */
> + mPcieDescription = AllocateZeroPool (sizeof (MV_BOARD_PCIE_DESCRIPTION));
> + if (mPcieDescription == NULL) {
> + DEBUG ((DEBUG_ERROR, "%a: Cannot allocate memory\n", __FUNCTION__));
> + return EFI_OUT_OF_RESOURCES;
> + }
> +
> + mPcieDescription->PcieControllers = PcieControllers;
> + mPcieDescription->PcieControllerCount = BoardPcieControllerCount;
> +
> + *PcieDescription = mPcieDescription;
> +
> + return EFI_SUCCESS;
> +}
> +
> STATIC
> EFI_STATUS
> MvBoardDescPp2Get (
> @@ -621,6 +706,7 @@ MvBoardDescInitProtocol (
> BoardDescProtocol->BoardDescXhciGet = MvBoardDescXhciGet;
> BoardDescProtocol->BoardDescFree = MvBoardDescFree;
> BoardDescProtocol->GpioDescriptionGet = MvBoardGpioDescriptionGet;
> + BoardDescProtocol->PcieDescriptionGet = MvBoardPcieDescriptionGet;
>
> return EFI_SUCCESS;
> }
> --
> 2.7.4
>
next prev parent reply other threads:[~2019-05-16 13:53 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-09 9:53 [edk2-platforms: PATCH 00/14] Armada7k8k PCIE support Marcin Wojtas
2019-05-09 9:53 ` [edk2-platforms: PATCH 01/14] Marvell/Library: MvGpioLib: Extend GPIO pin description Marcin Wojtas
2019-05-09 9:53 ` [edk2-platforms: PATCH 02/14] Marvell/Library: ArmadaSoCDescLib: Add PCIE information Marcin Wojtas
2019-05-10 14:59 ` Leif Lindholm
2019-05-10 15:03 ` Marcin Wojtas
2019-05-09 9:53 ` [edk2-platforms: PATCH 03/14] Marvell/Library: ArmadaBoardDescLib: " Marcin Wojtas
2019-05-16 13:57 ` Ard Biesheuvel
2019-05-09 9:53 ` [edk2-platforms: PATCH 04/14] Marvell/Armada7k8k: Extend board description libraries with PCIE Marcin Wojtas
2019-05-09 10:16 ` Marcin Wojtas
2019-05-09 9:53 ` [edk2-platforms: PATCH 05/14] Marvell/Armada7k8k: MvBoardDesc: Extend protocol with PCIE support Marcin Wojtas
2019-05-16 13:53 ` Ard Biesheuvel [this message]
2019-05-09 9:53 ` [edk2-platforms: PATCH 06/14] Marvell/Armada7k8k: Add PciExpressLib implementation Marcin Wojtas
2019-05-10 15:25 ` Leif Lindholm
2019-05-10 15:29 ` Marcin Wojtas
2019-05-16 14:02 ` Ard Biesheuvel
2019-05-16 14:26 ` Marcin Wojtas
2019-05-09 9:53 ` [edk2-platforms: PATCH 07/14] Marvell/Armada7k8k: Implement PciHostBridgeLib Marcin Wojtas
2019-05-10 15:50 ` Leif Lindholm
2019-05-12 11:41 ` Marcin Wojtas
2019-05-16 14:14 ` Ard Biesheuvel
2019-05-09 9:53 ` [edk2-platforms: PATCH 08/14] Marvell/Armada7k8k: Enable PCIE support Marcin Wojtas
2019-05-16 14:16 ` Ard Biesheuvel
2019-05-16 14:22 ` Marcin Wojtas
2019-05-16 14:25 ` Ard Biesheuvel
2019-05-16 14:32 ` Leif Lindholm
2019-05-09 9:53 ` [edk2-platforms: PATCH 09/14] Marvell/Armada80x0McBin: Enable ACPI " Marcin Wojtas
2019-05-10 15:54 ` Leif Lindholm
2019-05-16 14:23 ` Ard Biesheuvel
2019-05-09 9:53 ` [edk2-platforms: PATCH 10/14] Marvell/Armada80x0Db: " Marcin Wojtas
2019-05-16 14:25 ` [edk2-devel] " Ard Biesheuvel
2019-05-09 9:53 ` [edk2-platforms: PATCH 11/14] Marvell/Armada70x0Db: " Marcin Wojtas
2019-05-16 14:26 ` [edk2-devel] " Ard Biesheuvel
2019-05-09 9:53 ` [edk2-platforms: PATCH 12/14] Marvell/Armada80x0McBin: DeviceTree: Use pci-host-generic driver Marcin Wojtas
2019-05-09 9:53 ` [edk2-platforms: PATCH 13/14] Marvell/Armada7k8k: Remove duplication in .dsc files Marcin Wojtas
2019-05-09 9:53 ` [edk2-platforms: PATCH 14/14] Marvell/Armada7k8: Add 'acpiview' shell command to build Marcin Wojtas
2019-05-10 15:58 ` [edk2-platforms: PATCH 00/14] Armada7k8k PCIE support Leif Lindholm
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAKv+Gu-NXE4tYzr9amLyVLa7xrgm8ChPqNAqrd0SrXfR3JMciw@mail.gmail.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox