From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:4864:20::141; helo=mail-it1-x141.google.com; envelope-from=ard.biesheuvel@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-it1-x141.google.com (mail-it1-x141.google.com [IPv6:2607:f8b0:4864:20::141]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 536EA2116DA2F for ; Tue, 6 Nov 2018 01:18:46 -0800 (PST) Received: by mail-it1-x141.google.com with SMTP id d6so16865860itl.4 for ; Tue, 06 Nov 2018 01:18:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=W2RhZjKhbH2sbC2XT44D9NgypqwDDStY6R18z4R/ayY=; b=bft09on4/F+SpLm0p4b7g17/elgIq6L+fx+O79aK8NGT2rAMClLShOhynqjODLKmGw FUeOKed2D4e2LDkUnrHqSkCtQlHNTdhF8wem3mtkVxl6amiUucK6coVQa3Q/IfyJ9lDT nrajJMbchAqLxkpeC00+P8m0m51ii4IDpoHUg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=W2RhZjKhbH2sbC2XT44D9NgypqwDDStY6R18z4R/ayY=; b=WcxxqmgNWYEb1yIMqUwHF+Nr80BmtJmWSpeogwheyeq2inSD0aJgVlkr11qyTJqJ6s cUZbXwGb2HOYQ1edtp1ewSEZqIjxV0g0pAvJzuzhZT2uyTI4NGZlcgCm9eGCC00sIfEm qK22ma1xRpPwSVGH5Y/b/McicEjrY7+iVpRrHOxw9a4eUMKxEk7V/2XHqjgk1920W6Qe VqOFYeOHV5ylzoWqW71IrypGdB9rpYbW5c9UJ3Vdgjjcpzim3nO2Al056OYsROK54YZI vM7EuyaiOII0uMOsQzykfO9FX0H1Rrjpiqc0ENB9gZws/8s2eqno+ApC3CErJWECZOoE J8aA== X-Gm-Message-State: AGRZ1gJ8yXpyuKlrTA6bPS4x71kZiYgfGjZaSagT3UUenMtkNBfgMjBL 1a/xkDu8CVR6bVDBKSODt7Bdp/T8Ob0pYrv5zbQ8LQ== X-Google-Smtp-Source: AJdET5euECy0WB1rIPrxiBkQi9zuo2pzqQFQvUYaI/p44/r7fZ5ADBTTABBZQiorjM2TfuLqhLB9U6/uWAtllmKZpVk= X-Received: by 2002:a05:660c:383:: with SMTP id x3mr1148649itj.121.1541495925959; Tue, 06 Nov 2018 01:18:45 -0800 (PST) MIME-Version: 1.0 Received: by 2002:a6b:4f16:0:0:0:0:0 with HTTP; Tue, 6 Nov 2018 01:18:45 -0800 (PST) In-Reply-To: <20181105013310.79948-2-siyuan.fu@intel.com> References: <20181105013310.79948-1-siyuan.fu@intel.com> <20181105013310.79948-2-siyuan.fu@intel.com> From: Ard Biesheuvel Date: Tue, 6 Nov 2018 10:18:45 +0100 Message-ID: To: Fu Siyuan Cc: "edk2-devel@lists.01.org" , Leif Lindholm , Michael D Kinney Subject: Re: [PATCH v2 1/2] Platform/Hisilicon: CRLF fixups for D05.dsc X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 06 Nov 2018 09:18:47 -0000 Content-Type: text/plain; charset="UTF-8" On 5 November 2018 at 02:33, Fu Siyuan wrote: > From: Leif Lindholm > > Commit 1a13dfd37fe7 ("Hisilicon/D0x: Switch to generic PciHostBridge > driver") introduced some incorrect line endings, fix those here. > > Cc: Ard Biesheuvel > Cc: Leif Lindholm > Cc: Michael D Kinney > Contributed-under: TianoCore Contribution Agreement 1.1 > Signed-off-by: Leif Lindholm Reviewed-by: Ard Biesheuvel > --- > Platform/Hisilicon/D05/D05.dsc | 14 +++++++------- > 1 file changed, 7 insertions(+), 7 deletions(-) > > diff --git a/Platform/Hisilicon/D05/D05.dsc b/Platform/Hisilicon/D05/D05.dsc > index 1040466633..e5fb5411d7 100644 > --- a/Platform/Hisilicon/D05/D05.dsc > +++ b/Platform/Hisilicon/D05/D05.dsc > @@ -97,10 +97,10 @@ > > LpcLib|Silicon/Hisilicon/Hi1610/Library/LpcLib/LpcLib.inf > SerialPortLib|ArmPlatformPkg/Library/PL011SerialPortLib/PL011SerialPortLib.inf > - PlatformPciLib|Platform/Hisilicon/D05/Library/PlatformPciLib/PlatformPciLib.inf > + PlatformPciLib|Platform/Hisilicon/D05/Library/PlatformPciLib/PlatformPciLib.inf > PciHostBridgeLib|Platform/Hisilicon/Library/PciHostBridgeLib/PciHostBridgeLib.inf > PciSegmentLib|Silicon/Hisilicon/Hi1610/Library/Hi161xPciSegmentLib/Hi161xPciSegmentLib.inf > - PciPlatformLib|Silicon/Hisilicon/Hi1610/Library/Hi161xPciPlatformLib/Hi161xPciPlatformLib.inf > + PciPlatformLib|Silicon/Hisilicon/Hi1610/Library/Hi161xPciPlatformLib/Hi161xPciPlatformLib.inf > > [LibraryClasses.common.SEC] > ArmPlatformLib|Silicon/Hisilicon/Library/ArmPlatformLibHisilicon/ArmPlatformLibSec.inf > @@ -138,7 +138,7 @@ > > [PcdsFixedAtBuild.common] > gArmPlatformTokenSpaceGuid.PcdCoreCount|8 > - gArmTokenSpaceGuid.PcdPciIoTranslation|0 > + gArmTokenSpaceGuid.PcdPciIoTranslation|0 > > gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x2000 > > @@ -477,7 +477,7 @@ > ArmPkg/Drivers/CpuDxe/CpuDxe.inf > MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf > > - ArmPkg/Drivers/ArmPciCpuIo2Dxe/ArmPciCpuIo2Dxe.inf > + ArmPkg/Drivers/ArmPciCpuIo2Dxe/ArmPciCpuIo2Dxe.inf > Platform/Hisilicon/D03/Drivers/OemNicConfig2PHi1610/OemNicConfig2P.inf > > Platform/Hisilicon/D05/Drivers/SFC/SfcDxeDriver.inf > @@ -618,10 +618,10 @@ > > NULL|Platform/Hisilicon/D05/Library/PlatformPciLib/PlatformPciLib.inf > } > - Silicon/Hisilicon/Drivers/PciPlatform/PciPlatform.inf { > + Silicon/Hisilicon/Drivers/PciPlatform/PciPlatform.inf { > > - NULL|Platform/Hisilicon/D05/Library/PlatformPciLib/PlatformPciLib.inf > - } > + NULL|Platform/Hisilicon/D05/Library/PlatformPciLib/PlatformPciLib.inf > + } > MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostBridgeDxe.inf { > > NULL|Platform/Hisilicon/D05/Library/PlatformPciLib/PlatformPciLib.inf > -- > 2.19.1.windows.1 >