From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:4001:c06::242; helo=mail-io0-x242.google.com; envelope-from=ard.biesheuvel@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-io0-x242.google.com (mail-io0-x242.google.com [IPv6:2607:f8b0:4001:c06::242]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 0D3DA203B99C2 for ; Thu, 12 Jul 2018 00:58:25 -0700 (PDT) Received: by mail-io0-x242.google.com with SMTP id q9-v6so27316692ioj.8 for ; Thu, 12 Jul 2018 00:58:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=gtAWS6ROc8J5ptM0J+44b+zAzSkbUTTfLORJFGzZJpY=; b=Nf1NwAtRY9V3cIi2eA4BZS1qQAq4WrH0/BTJgAgrM3X5OR1FMaa+QTTU7DaOrBoy9B +hEhc0VektqXOhgKdPVt7NKIgeFvhkHHXabKe/2blQ9++q3iKO+3ozxMnfN/7I9DQBVU mzUN2EKxuA4cUHxmFnIIWcabnblrZgdShPRvg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=gtAWS6ROc8J5ptM0J+44b+zAzSkbUTTfLORJFGzZJpY=; b=Ol4PTg71l7OPJNYu+UdtXH4QO2+73CiyIiDtNkYGvMfc2vb1LXUtVOV0csNdC5Zyp9 qPjCSQ8wwenBv6N35Q/xsrziL4poAZvFgFtM99md5Zsqx2Mcb9qHRtykPUhmsa2qzUoO US+anjWsJTa7S6frDG8tJt+mi7dAO5+D2uwELQ1DvHdBYvyf8vcFZRPcSeje75HzMmfE 8UF7unMJYd9aveN+CJqf0mA6TYlLlPPJyuGpqf8uASxRMoahMchD4VfV/AQNZSOZLkNl Y5zire1QbhkYhYek0rlr1dh9IwSCSZyz5rIK5XT+JSYkYIGtuITqQhEoPR9fFviO7Ciq ef1w== X-Gm-Message-State: APt69E2N3wOuZ6fYNdBhgmjv/GPKlx5PhQ+Btf2PufUz8ZUd0veFnTff cA7H+R6rvbZ7xGfYt4ydHhseQw4d4pk5urFlGn8Ycg== X-Google-Smtp-Source: AAOMgpd7A1HovWuNW61M8Tk5pdscXR6X+M96EBgEjxi/nYq7SYYOFX3Bia4Z2pWX6LFSg6uWaUGduPk9ORSjyL2OJjg= X-Received: by 2002:a6b:bf04:: with SMTP id p4-v6mr26325112iof.15.1531382304403; Thu, 12 Jul 2018 00:58:24 -0700 (PDT) MIME-Version: 1.0 Received: by 2002:a6b:bbc7:0:0:0:0:0 with HTTP; Thu, 12 Jul 2018 00:58:24 -0700 (PDT) In-Reply-To: <1531381201-5022-2-git-send-email-mw@semihalf.com> References: <1531381201-5022-1-git-send-email-mw@semihalf.com> <1531381201-5022-2-git-send-email-mw@semihalf.com> From: Ard Biesheuvel Date: Thu, 12 Jul 2018 09:58:24 +0200 Message-ID: To: Marcin Wojtas Cc: "edk2-devel@lists.01.org" , Leif Lindholm , Nadav Haklai , Hanna Hawa , =?UTF-8?B?SmFuIETEhWJyb8Wb?= , Grzegorz Jaszczyk Subject: Re: [platforms: PATCH 1/6] Marvell/Armada70x0Db: Set correct CP110 count X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.27 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 12 Jul 2018 07:58:25 -0000 Content-Type: text/plain; charset="UTF-8" On 12 July 2018 at 09:39, Marcin Wojtas wrote: > As a preparation for adding the ICU (Interrupt Consolidation > Unit) library implementation a correct CP110 count is required. > Do it for Armada70x0Db and fix depending XHCI/AHCI PCD's accordingly. > > Contributed-under: TianoCore Contribution Agreement 1.1 > Signed-off-by: Marcin Wojtas Reviewed-by: Ard Biesheuvel > --- > Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc | 7 +++++-- > 1 file changed, 5 insertions(+), 2 deletions(-) > > diff --git a/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc b/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc > index 5ccee1b..2240a57 100644 > --- a/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc > +++ b/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc > @@ -53,6 +53,9 @@ > # > ################################################################################ > [PcdsFixedAtBuild.common] > + #CP110 count > + gMarvellTokenSpaceGuid.PcdMaxCpCount|1 > + > #MPP > gMarvellTokenSpaceGuid.PcdMppChipCount|2 > > @@ -129,8 +132,8 @@ > gMarvellTokenSpaceGuid.PcdPp2Controllers|{ 0x1 } > > #PciEmulation > - gMarvellTokenSpaceGuid.PcdPciEXhci|{ 0x1, 0x1, 0x0, 0x0 } > - gMarvellTokenSpaceGuid.PcdPciEAhci|{ 0x1, 0x0 } > + gMarvellTokenSpaceGuid.PcdPciEXhci|{ 0x1, 0x1 } > + gMarvellTokenSpaceGuid.PcdPciEAhci|{ 0x1 } > gMarvellTokenSpaceGuid.PcdPciESdhci|{ 0x1, 0x1 } > > #RTC > -- > 2.7.4 >