From: Ard Biesheuvel <ard.biesheuvel@linaro.org>
To: M1cha <sigmaepsilon92@gmail.com>
Cc: "edk2-devel@lists.01.org" <edk2-devel@lists.01.org>,
Leif Lindholm <leif.lindholm@linaro.org>
Subject: Re: [PATCH v2] ArmPkg/ArmMmuLib ARM: fix page size granularity in initial MMU setting
Date: Wed, 20 Dec 2017 21:31:04 +0000 [thread overview]
Message-ID: <CAKv+Gu8YPYR7bzLrcx8vW_CTtd5opHdH-QLQQyPUsO5zcpZ+MA@mail.gmail.com> (raw)
In-Reply-To: <20171220192858.1901-1-sigmaepsilon92@gmail.com>
On 20 December 2017 at 19:28, M1cha <sigmaepsilon92@gmail.com> wrote:
> From what I can see this bug dates back to the commit from 2011 where
> support for this was added: 2cf4b60895f8a
>
> The first problem is that PopulateLevel2PageTable overflows the
> translation table buffer because it doesn't verify that the size
> actually fits within one level 2 page table.
>
> The second problem is that the loop in FillTranslationTable doesn't
> care about the PhysicalBase or the RemainLength and always substracts
> one section size from RemainLength.
>
> Contributed-under: TianoCore Contribution Agreement 1.1
> Signed-off-by: Michael Zimmermann <sigmaepsilon92@gmail.com>
> ---
>
> v2: implement changes as requested by Ard.
>
Thanks for the fix, and thanks for reworking it.
Reviewed-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Pushed as 889c7ca1b5e8
> ArmPkg/Library/ArmMmuLib/Arm/ArmMmuLibCore.c | 34 ++++++++++----------
> 1 file changed, 17 insertions(+), 17 deletions(-)
>
> diff --git a/ArmPkg/Library/ArmMmuLib/Arm/ArmMmuLibCore.c b/ArmPkg/Library/ArmMmuLib/Arm/ArmMmuLibCore.c
> index b02f6d7fc590..8f85cf678c98 100644
> --- a/ArmPkg/Library/ArmMmuLib/Arm/ArmMmuLibCore.c
> +++ b/ArmPkg/Library/ArmMmuLib/Arm/ArmMmuLibCore.c
> @@ -128,6 +128,7 @@ PopulateLevel2PageTable (
> UINT32 SectionDescriptor;
> UINT32 TranslationTable;
> UINT32 BaseSectionAddress;
> + UINT32 FirstPageOffset;
>
> switch (Attributes) {
> case ARM_MEMORY_REGION_ATTRIBUTE_WRITE_BACK:
> @@ -199,9 +200,12 @@ PopulateLevel2PageTable (
> TT_DESCRIPTOR_SECTION_TYPE_PAGE_TABLE;
> }
>
> - PageEntry = ((UINT32 *)(TranslationTable) + ((PhysicalBase & TT_DESCRIPTOR_PAGE_INDEX_MASK) >> TT_DESCRIPTOR_PAGE_BASE_SHIFT));
> + FirstPageOffset = ((PhysicalBase & TT_DESCRIPTOR_PAGE_INDEX_MASK) >> TT_DESCRIPTOR_PAGE_BASE_SHIFT);
> + PageEntry = ((UINT32 *)(TranslationTable) + FirstPageOffset);
> Pages = RemainLength / TT_DESCRIPTOR_PAGE_SIZE;
>
> + ASSERT (FirstPageOffset + Pages <= TRANSLATION_TABLE_PAGE_COUNT);
> +
> for (Index = 0; Index < Pages; Index++) {
> *PageEntry++ = TT_DESCRIPTOR_PAGE_BASE_ADDRESS(PhysicalBase) | PageAttributes;
> PhysicalBase += TT_DESCRIPTOR_PAGE_SIZE;
> @@ -220,6 +224,7 @@ FillTranslationTable (
> UINT32 Attributes;
> UINT32 PhysicalBase;
> UINT64 RemainLength;
> + UINT32 PageMapLength;
>
> ASSERT(MemoryRegion->Length > 0);
>
> @@ -268,30 +273,25 @@ FillTranslationTable (
> SectionEntry = TRANSLATION_TABLE_ENTRY_FOR_VIRTUAL_ADDRESS(TranslationTable, MemoryRegion->VirtualBase);
>
> while (RemainLength != 0) {
> - if (PhysicalBase % TT_DESCRIPTOR_SECTION_SIZE == 0) {
> - if (RemainLength >= TT_DESCRIPTOR_SECTION_SIZE) {
> - // Case: Physical address aligned on the Section Size (1MB) && the length is greater than the Section Size
> - *SectionEntry++ = TT_DESCRIPTOR_SECTION_BASE_ADDRESS(PhysicalBase) | Attributes;
> - PhysicalBase += TT_DESCRIPTOR_SECTION_SIZE;
> - } else {
> - // Case: Physical address aligned on the Section Size (1MB) && the length does not fill a section
> - PopulateLevel2PageTable (SectionEntry++, PhysicalBase, RemainLength, MemoryRegion->Attributes);
> -
> - // It must be the last entry
> - break;
> - }
> + if ((PhysicalBase % TT_DESCRIPTOR_SECTION_SIZE == 0) && RemainLength >= TT_DESCRIPTOR_SECTION_SIZE) {
> + // Case: Physical address aligned on the Section Size (1MB) && the length is greater than the Section Size
> + *SectionEntry++ = TT_DESCRIPTOR_SECTION_BASE_ADDRESS(PhysicalBase) | Attributes;
> + PhysicalBase += TT_DESCRIPTOR_SECTION_SIZE;
> + RemainLength -= TT_DESCRIPTOR_SECTION_SIZE;
> } else {
> + PageMapLength = MIN (RemainLength, TT_DESCRIPTOR_SECTION_SIZE) - (PhysicalBase % TT_DESCRIPTOR_SECTION_SIZE);
> +
> // Case: Physical address NOT aligned on the Section Size (1MB)
> - PopulateLevel2PageTable (SectionEntry++, PhysicalBase, RemainLength, MemoryRegion->Attributes);
> - // Aligned the address
> - PhysicalBase = (PhysicalBase + TT_DESCRIPTOR_SECTION_SIZE) & ~(TT_DESCRIPTOR_SECTION_SIZE-1);
> + PopulateLevel2PageTable (SectionEntry++, PhysicalBase, PageMapLength, MemoryRegion->Attributes);
>
> // If it is the last entry
> if (RemainLength < TT_DESCRIPTOR_SECTION_SIZE) {
> break;
> }
> +
> + PhysicalBase += PageMapLength;
> + RemainLength -= PageMapLength;
> }
> - RemainLength -= TT_DESCRIPTOR_SECTION_SIZE;
> }
> }
>
> --
> 2.15.1
>
prev parent reply other threads:[~2017-12-20 21:26 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-12-20 19:28 [PATCH v2] ArmPkg/ArmMmuLib ARM: fix page size granularity in initial MMU setting M1cha
2017-12-20 21:31 ` Ard Biesheuvel [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAKv+Gu8YPYR7bzLrcx8vW_CTtd5opHdH-QLQQyPUsO5zcpZ+MA@mail.gmail.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox