From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-it0-x22f.google.com (mail-it0-x22f.google.com [IPv6:2607:f8b0:4001:c0b::22f]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id D37ED81F3E for ; Thu, 9 Feb 2017 08:21:23 -0800 (PST) Received: by mail-it0-x22f.google.com with SMTP id r185so19800709ita.0 for ; Thu, 09 Feb 2017 08:21:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=YKthy4KZzhVUWhfhsiiCnsRIDQg+TuthyxIv57hHtlY=; b=Jq0gP6ItTMnyU0z0h7YAKRgf4fM0oBSY7L6OQJHue73lrT6Sp0FeYsylQcog1igDKI O7no+I2KfzTnDLXu7vScCpojMIl2JRX8FayWVGSfcJvlqLch9uRfrBbc8a/bXAobTnWV TiKZGQhq13TVxvhKg3MwRUpfEFojPpwPHka7w= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=YKthy4KZzhVUWhfhsiiCnsRIDQg+TuthyxIv57hHtlY=; b=oJ3TAU1qqviioz0Qy/9wxE4NL/akLK12igGCazMdUUHfihYE+RegCbn2Fds0axL8jE MJXhotwQNpw+XaV6A/USGVJSRKG0jH6xpGB6v/VuwdeUexKia0IcAYDSiFLrnbOH2L6a UgvZEmJ8+W1IsJHsfAgYX7XhjRYKRtF9vnkYDB3zMMfjoNT1zrDw44GyXq5ZfPF1pGW6 5SIQ/sgDqAYY95LK0/iNQXOvWggEHnqaOx/PicEIcaiUQQKs+t/sjOJ0dsxIZYUyuez/ 6++q6RpY4mcAwfugbcqluuAj+XxYNVSbmDA3RzIm8BsIDbGtW0Fx17+GdJfTgUmNN1t1 JSFA== X-Gm-Message-State: AIkVDXIuquJ6eFD1GnhD15YPJlIFvvGVGtXAfM2CEbvi3dPKMRXZ8+PI0EoGNUvXfFtvD3QAxBZwO58gu0vo+YN6 X-Received: by 10.36.115.7 with SMTP id y7mr21799057itb.63.1486657283280; Thu, 09 Feb 2017 08:21:23 -0800 (PST) MIME-Version: 1.0 Received: by 10.107.144.139 with HTTP; Thu, 9 Feb 2017 08:21:22 -0800 (PST) In-Reply-To: References: <1486624832-15736-1-git-send-email-jiewen.yao@intel.com> <74D8A39837DF1E4DA445A8C0B3885C503A8EBD52@shsmsx102.ccr.corp.intel.com> <74D8A39837DF1E4DA445A8C0B3885C503A8EBEC3@shsmsx102.ccr.corp.intel.com> <74D8A39837DF1E4DA445A8C0B3885C503A8EBF20@shsmsx102.ccr.corp.intel.com> <74D8A39837DF1E4DA445A8C0B3885C503A8EC023@shsmsx102.ccr.corp.intel.com> From: Ard Biesheuvel Date: Thu, 9 Feb 2017 16:21:22 +0000 Message-ID: To: "Yao, Jiewen" Cc: "Tian, Feng" , "edk2-devel@lists.01.org" , Leif Lindholm , "Kinney, Michael D" , "Fan, Jeff" , "Zeng, Star" Subject: Re: [PATCH V3 0/4] DXE Memory Protection X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 09 Feb 2017 16:21:24 -0000 Content-Type: text/plain; charset=UTF-8 On 9 February 2017 at 15:28, Ard Biesheuvel wrote: > On 9 February 2017 at 15:27, Yao, Jiewen wrote: >> 1) That is great. I appreciate your quick response and help. >> >> I will drop my patch for ARM 2/4, and wait for yours. >> > > OK > >> >> >> 2) For ImageEnd alignment issue, I agree with you. >> >> I plan to round up with: >> >> ImageRecord->ImageSize = ALIGN_VALUE(LoadedImage->ImageSize, >> SectionAlignment); >> >> before SetUefiImageProtectionAttributes (ImageRecord, Protect); >> > > Great, that should fix my issue! > Actually, does that still work correctly with 64 KB section alignment? I don't think the PE/COFF loader rounds up the allocation to section alignment, does it?