From: "Ard Biesheuvel" <ardb@kernel.org>
To: "Wu, Hao A" <hao.a.wu@intel.com>
Cc: Tomas Pilar <quic_tpilar@quicinc.com>,
"devel@edk2.groups.io" <devel@edk2.groups.io>,
"Ni, Ray" <ray.ni@intel.com>,
Ard Biesheuvel <ardb+tianocore@kernel.org>,
Leif Lindholm <quic_llindhol@quicinc.com>
Subject: Re: [PATCH v5] MdeModulePkg: Correct high-memory use in NvmExpressDxe
Date: Mon, 28 Feb 2022 11:20:55 +0100 [thread overview]
Message-ID: <CAMj1kXHZ9BhDh-u2A4m6=XNZW02utqHT3Y+vgmtV8TXe-EB54g@mail.gmail.com> (raw)
In-Reply-To: <DM6PR11MB40254C7E4298D3EC481FB651CA3E9@DM6PR11MB4025.namprd11.prod.outlook.com>
On Fri, 25 Feb 2022 at 09:17, Wu, Hao A <hao.a.wu@intel.com> wrote:
>
> Acked-by: Hao A Wu <hao.a.wu@intel.com>
>
Merged as #2561
Thanks all
> > -----Original Message-----
> > From: Tomas Pilar <quic_tpilar@quicinc.com>
> > Sent: Friday, February 25, 2022 12:22 AM
> > To: devel@edk2.groups.io
> > Cc: Ni, Ray <ray.ni@intel.com>; Ard Biesheuvel
> > <ardb+tianocore@kernel.org>; Leif Lindholm <quic_llindhol@quicinc.com>;
> > Wu, Hao A <hao.a.wu@intel.com>; Ard Biesheuvel <ardb@kernel.org>
> > Subject: [PATCH v5] MdeModulePkg: Correct high-memory use in
> > NvmExpressDxe
> >
> > Move the logic that stores starting PCI attributes and sets the
> > EFI_PCI_IO_ATTRIBUTE_DUAL_ADDRESS_CYCLE attribute to
> > DriverBindingStart() before the memory that backs the
> > DMA engine is allocated.
> >
> > This ensures that the DMA-backing memory is not forcibly allocated
> > below 4G in system address map. Otherwise the allocation fails on
> > platforms that do not have any memory below the 4G mark and the drive
> > initialisation fails.
> >
> > Leave the PCI device enabling attribute logic in NvmeControllerInit()
> > to ensure that the device is re-enabled on reset in case it was
> > disabled via PCI attributes.
> >
> > Cc: Ray Ni <ray.ni@intel.com>
> > Cc: Ard Biesheuvel <ardb+tianocore@kernel.org>
> > Cc: Leif Lindholm <quic_llindhol@quicinc.com>
> > Cc: Hao A Wu <hao.a.wu@intel.com>
> > Reviewed-by: Ard Biesheuvel <ardb@kernel.org>
> > Signed-off-by: Tomas Pilar <quic_tpilar@quicinc.com>
> > ---
> > MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpress.c | 27
> > ++++++++++++++++++++
> > MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpressHci.c | 26 +------------
> > ------
> > 2 files changed, 28 insertions(+), 25 deletions(-)
> >
> > diff --git a/MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpress.c
> > b/MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpress.c
> > index 9d40f67e8e..5a1eda8e8d 100644
> > --- a/MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpress.c
> > +++ b/MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpress.c
> > @@ -959,6 +959,33 @@ NvmExpressDriverBindingStart (
> > goto Exit;
> > }
> >
> > + //
> > + // Save original PCI attributes
> > + //
> > + Status = PciIo->Attributes (
> > + PciIo,
> > + EfiPciIoAttributeOperationGet,
> > + 0,
> > + &Private->PciAttributes
> > + );
> > +
> > + if (EFI_ERROR (Status)) {
> > + return Status;
> > + }
> > +
> > + //
> > + // Enable 64-bit DMA support in the PCI layer.
> > + //
> > + Status = PciIo->Attributes (
> > + PciIo,
> > + EfiPciIoAttributeOperationEnable,
> > + EFI_PCI_IO_ATTRIBUTE_DUAL_ADDRESS_CYCLE,
> > + NULL
> > + );
> > + if (EFI_ERROR (Status)) {
> > + DEBUG ((DEBUG_WARN, "NvmExpressDriverBindingStart: failed to
> > enable 64-bit DMA (%r)\n", Status));
> > + }
> > +
> > //
> > // 6 x 4kB aligned buffers will be carved out of this buffer.
> > // 1st 4kB boundary is the start of the admin submission queue.
> > diff --git a/MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpressHci.c
> > b/MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpressHci.c
> > index ac77afe113..d87212ffb2 100644
> > --- a/MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpressHci.c
> > +++ b/MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpressHci.c
> > @@ -728,20 +728,9 @@ NvmeControllerInit (
> > UINT8 Mn[41];
> >
> > //
> > - // Save original PCI attributes and enable this controller.
> > + // Enable this controller.
> > //
> > PciIo = Private->PciIo;
> > - Status = PciIo->Attributes (
> > - PciIo,
> > - EfiPciIoAttributeOperationGet,
> > - 0,
> > - &Private->PciAttributes
> > - );
> > -
> > - if (EFI_ERROR (Status)) {
> > - return Status;
> > - }
> > -
> > Status = PciIo->Attributes (
> > PciIo,
> > EfiPciIoAttributeOperationSupported,
> > @@ -764,19 +753,6 @@ NvmeControllerInit (
> > return Status;
> > }
> >
> > - //
> > - // Enable 64-bit DMA support in the PCI layer.
> > - //
> > - Status = PciIo->Attributes (
> > - PciIo,
> > - EfiPciIoAttributeOperationEnable,
> > - EFI_PCI_IO_ATTRIBUTE_DUAL_ADDRESS_CYCLE,
> > - NULL
> > - );
> > - if (EFI_ERROR (Status)) {
> > - DEBUG ((DEBUG_WARN, "NvmeControllerInit: failed to enable 64-bit
> > DMA (%r)\n", Status));
> > - }
> > -
> > //
> > // Read the Controller Capabilities register and verify that the NVM
> > command set is supported
> > //
> > --
> > 2.30.2
prev parent reply other threads:[~2022-02-28 10:21 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-24 16:22 [PATCH v5] MdeModulePkg: Correct high-memory use in NvmExpressDxe Tomas Pilar (tpilar)
2022-02-25 8:17 ` Wu, Hao A
2022-02-28 10:20 ` Ard Biesheuvel [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAMj1kXHZ9BhDh-u2A4m6=XNZW02utqHT3Y+vgmtV8TXe-EB54g@mail.gmail.com' \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox