From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: mx.groups.io; dkim=missing; spf=pass (domain: hpe.com, ip: 148.163.147.86, mailfrom: prvs=015258590a=abner.chang@hpe.com) Received: from mx0a-002e3701.pphosted.com (mx0a-002e3701.pphosted.com [148.163.147.86]) by groups.io with SMTP; Thu, 05 Sep 2019 18:28:41 -0700 Received: from pps.filterd (m0150241.ppops.net [127.0.0.1]) by mx0a-002e3701.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id x861QoiP015465; Fri, 6 Sep 2019 01:28:40 GMT Received: from g4t3426.houston.hpe.com (g4t3426.houston.hpe.com [15.241.140.75]) by mx0a-002e3701.pphosted.com with ESMTP id 2uu6ewtr63-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 06 Sep 2019 01:28:39 +0000 Received: from G2W6310.americas.hpqcorp.net (g2w6310.austin.hp.com [16.197.64.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-SHA384 (256/256 bits)) (No client certificate requested) by g4t3426.houston.hpe.com (Postfix) with ESMTPS id AD57E61; Fri, 6 Sep 2019 01:28:37 +0000 (UTC) Received: from G4W9120.americas.hpqcorp.net (2002:10d2:150f::10d2:150f) by G2W6310.americas.hpqcorp.net (2002:10c5:4034::10c5:4034) with Microsoft SMTP Server (TLS) id 15.0.1367.3; Fri, 6 Sep 2019 01:27:29 +0000 Received: from NAM04-CO1-obe.outbound.protection.outlook.com (15.241.52.13) by G4W9120.americas.hpqcorp.net (16.210.21.15) with Microsoft SMTP Server (TLS) id 15.0.1367.3 via Frontend Transport; Fri, 6 Sep 2019 01:27:29 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=QI8W0bfLN2PuQ//NIu1tPYaz6NVThZzjJARks0HftPCuUq2f/krzhdmAXI0Dek4Z77g6DOhTYTbNnOhIAp4zNs2KQh3iLtGgbRKEnVoyciXqMpN7Gfzebu44uhBeWOsnKxmKcpwyjjpma5bg/4+osW6O0OneGeQuZ4fV5YsrN3QLY2m7jZojkHQTTUMrEjnIN4Dbq3Z9LqppvUXiCgeFSRU54IyS5KWnXZZigB3OUKD2HIPgRjtNyStzglzRFUujR5ZTVrQefGpHiujx+9NXIZel7IdPaqT0Amgb3cwtMPkvyQ6gVZ9lOL48zaOTXvvqdZiJ+u5DGNXTRZQOPIb8gg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sgFFqqGtLN/Xnk5zSXX/Hv9jP12ksekM5mk6xAJ/Sf4=; b=Zpeib3qEA+nXGkJASxP9AoNfi+l2i9XtzVsa406AFr4+4cVGKWyrbwIdNNM6tS4gaqgX8U20PP1H4rTh17Mhpvvrf95ZYDcK3Ntfyx/x4ykt50CpkoUsOBgGnPVneFaQhT00kP6RNDw5SkCNqn5TFl3Hw0I4MauNNhmtxtg0y7HQTojbbVO/t/lR7cSPrMv8aOyfdOWP5j4hEWK5fWXS+lqfN54dDuzvsZMVfwwrs00Zrg25zrrW3atrrfHmwhZTrU+PL+IA9VjHpYJG7kevmb2ePd2mnohqYXfJAo5AXq9aYZcjSaJZ3J5rJ82t7a3RIFdBV1rIPRI7S3jpQSoLAg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=hpe.com; dmarc=pass action=none header.from=hpe.com; dkim=pass header.d=hpe.com; arc=none Received: from CS1PR8401MB1192.NAMPRD84.PROD.OUTLOOK.COM (10.169.12.151) by CS1PR8401MB0615.NAMPRD84.PROD.OUTLOOK.COM (10.169.16.150) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2220.18; Fri, 6 Sep 2019 01:27:27 +0000 Received: from CS1PR8401MB1192.NAMPRD84.PROD.OUTLOOK.COM ([fe80::9f7:2009:ab0f:983a]) by CS1PR8401MB1192.NAMPRD84.PROD.OUTLOOK.COM ([fe80::9f7:2009:ab0f:983a%11]) with mapi id 15.20.2220.022; Fri, 6 Sep 2019 01:27:27 +0000 From: "Abner Chang" To: "devel@edk2.groups.io" , "leif.lindholm@linaro.org" Subject: Re: [edk2-devel] [PATCH 00/22] RISC-V EDK2 Port on edk2-staging/RISC-V-V2 branch Thread-Topic: [edk2-devel] [PATCH 00/22] RISC-V EDK2 Port on edk2-staging/RISC-V-V2 branch Thread-Index: AQHVYxHKuYeppS2zZU+JwTLmnky/1KcdVOoAgACGjZA= Date: Fri, 6 Sep 2019 01:27:27 +0000 Message-ID: References: <1567593797-26216-1-git-send-email-abner.chang@hpe.com> <20190905171534.GP29255@bivouac.eciton.net> In-Reply-To: <20190905171534.GP29255@bivouac.eciton.net> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-originating-ip: [16.242.247.131] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: df9f68c0-c4a0-44a5-eb7d-08d732696101 x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: BCL:0;PCL:0;RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600166)(711020)(4605104)(1401327)(4618075)(2017052603328)(7193020);SRVR:CS1PR8401MB0615; x-ms-traffictypediagnostic: CS1PR8401MB0615: x-ms-exchange-purlcount: 1 x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:989; x-forefront-prvs: 0152EBA40F x-forefront-antispam-report: SFV:NSPM;SFS:(10019020)(396003)(39860400002)(346002)(376002)(136003)(366004)(13464003)(199004)(189003)(66446008)(446003)(7736002)(486006)(19627235002)(53546011)(6506007)(229853002)(2906002)(14444005)(476003)(256004)(81166006)(81156014)(8676002)(33656002)(53946003)(305945005)(64756008)(11346002)(74316002)(478600001)(8936002)(99286004)(14454004)(316002)(102836004)(186003)(26005)(9686003)(25786009)(6436002)(53936002)(30864003)(6246003)(5660300002)(71200400001)(71190400001)(66066001)(86362001)(66556008)(6116002)(3846002)(2501003)(6306002)(76176011)(66946007)(55016002)(966005)(110136005)(76116006)(52536014)(7696005)(66476007);DIR:OUT;SFP:1102;SCL:1;SRVR:CS1PR8401MB0615;H:CS1PR8401MB1192.NAMPRD84.PROD.OUTLOOK.COM;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;A:1;MX:1; received-spf: None (protection.outlook.com: hpe.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: VkC97aMmKPZWG9elgAv7te7v4CmeNghvT609euH4fY4EReCmDvtP0+wol5sBUXI5FlvDMsOkw5HHHXCofr6pDuxbZy8WEhUma9iE5HcDAadFEUR97XbLEVcDiqiwQ42AtsgyYCQ7B6A8JU3PBkHhKjIGvhdFK8Nwl1HO0LB3IdLyhJeHZA+YrSkkONHYkw1PGl41mzG6Uvr/LFHaVQELP8co2X3dAC7lhHWm/OrF/Wl/HdjF4hVXZu5CAHE1SoxIAKFdo8Uhsnh/EWPpFlmek22TJHUCdFlaiLX7s8IWNyNHCq8moypN4DJXb9hKsRQWJ6AmBDDWaFt0nL8jAIYKhaBm9x8Bdjyr2TqN1f20IBE5X4bw5DzgSn0bDsrdYsvTmq+b35EMQ20sQYOEBHHTLSof9adJ2M8/wDUwVIzb+Y8= x-ms-exchange-transport-forked: True X-MS-Exchange-CrossTenant-Network-Message-Id: df9f68c0-c4a0-44a5-eb7d-08d732696101 X-MS-Exchange-CrossTenant-originalarrivaltime: 06 Sep 2019 01:27:27.4966 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 105b2061-b669-4b31-92ac-24d304d195dc X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: hrgz+QaX/7fY0h+lkKkBtn3/iOR5eVmV782PTAENsGof9qWxWEVl4MxR833qHaq+otEFNhbipy8fEUTVOL29PA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CS1PR8401MB0615 X-OriginatorOrg: hpe.com X-Proofpoint-UnRewURL: 0 URL was un-rewritten MIME-Version: 1.0 X-HPE-SCL: -1 X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.70,1.0.8 definitions=2019-09-05_11:2019-09-04,2019-09-05 signatures=0 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 malwarescore=0 mlxlogscore=999 impostorscore=0 suspectscore=0 adultscore=0 bulkscore=0 priorityscore=1501 mlxscore=0 clxscore=1015 phishscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-1906280000 definitions=main-1909060013 Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Hi Leif, thanks for went through these patches. I will check those comments= and submit another version. Abner > -----Original Message----- > From: devel@edk2.groups.io [mailto:devel@edk2.groups.io] On Behalf Of > Leif Lindholm > Sent: Friday, September 6, 2019 1:16 AM > To: devel@edk2.groups.io; Chang, Abner (HPS SW/FW Technologist) > > Subject: Re: [edk2-devel] [PATCH 00/22] RISC-V EDK2 Port on edk2- > staging/RISC-V-V2 branch >=20 > Hi Abner, >=20 > Many thanks for this. > I have now gone through all of the patches, and left some specific as we= ll as > some general comments. Please address those, or comment on why you > would prefer not changing. >=20 > For v2, could you do a few things please (some of which I've mentioned > throughout my comments on various patches): > - Run PatchCheck.py on all patches and address the output. If you > disagree with some specific failure, please comment on this below > the --- in the commit message in the generated patch. > - Run SetupGit.py in your edk2 repository (this includes installing > git-python) > - Run BaseTools/Scripts/GetMaintainer.py on each of the commits, and > add a Cc: tag for each person listed in the output to the commit > message of that patch. Then add all of those Cc:d people as Cc: tags > to the [0/xx patch for the next set. This wat they will all get Cc:d > on the patches that are relevant to them. > Few read all messages posted to edk2-devel diligently, so it's > possible they will have missed this set completely. (Feel free to > reply to your patches from v1, adding the relevant reviewers to cc.) > - Add your own entry in Maintainers.txt for the new packages. > My suggestion would be that you add yourself as a designated > reviewer (R:) for now. Find some people willing to actually sling > the patches and add them as M: for now. I would be willing to be one > of them as long as you can also find others :) > - Convert all of the .uni files to UTF-8 (no BOM, I think?). >=20 > Additionally, it would be really helpful if you could include a link to = the set on > a branch in a public git repository somewhere. Converting the .uni files= to > UTF-8 should make it possible for my usual scripts to start working agai= n, but > being able to just pull from a repo is even easier. >=20 > Best Regards, >=20 > Leif >=20 > On Wed, Sep 04, 2019 at 06:42:55PM +0800, Abner Chang wrote: > > This branch "RISC-V-V2" is used to contribute RISC-V architecture on E= DK2. > > Compare to the old branch "RISC-V", this branch "RISC-V-V2" is created > > based on the most recent edk2/master @37eef910. This is easier for > > reviewers to have clear ideas of edk2 code changes for RISC-V EDK2 > implementation. > > Because of the code changes made on old branch "RISC-V" is stale and > > not compliant with the latest RISC-V spec, this new branch has the > > fresh changes for RISC-V EDK2 implementation. > > > > The main changes of these series of patches are, > > - Add RiscVPkg which conform with RISC-V Privilege Spec v1.10. > > - Incorporate and leverage RISC-V OpenSBI to provide EDK2 port OpenSBI > library. > > - Provide RISC-V platform implementation specific drivers to EDK2 RISC= -V > platform > > package. > > - Provide generic RISC-V SMBIOS DXE drive to create SMBIOS type 4, 7 a= nd > 44 records, > > in which the SMBIOS type 44 record is introduced in SMBIOS spec 3.3.= 0. > > > > > > Abner Chang (22): > > [edk2-staging/RISC-V-V2 PATCH v1]: RiscVPkg: RISC-V processor packag= e. > > [edk2-staging/RISC-V-V2 PATCH v1]: RiscVPkg/Include: Add header file= s > > of RISC-V CPU package > > [edk2-staging/RISC-V-V2 PATCH v1]: MdePkg: RISC-V sections in DEC > > file. > > [edk2-staging/RISC-V-V2 PATCH v1]: MdePkg/Include: RISC-V definition= s. > > [edk2-staging/RISC-V-V2 PATCH v1]: MdeModulePkg/CapsuleRuntimeDxe: > Add > > RISC-V arch. > > [edk2-staging/RISC-V-V2 PATCH v1]: MdePkg/BaseCacheMaintenanceLib: > > RISC-V cache maintenance implementation. > > [edk2-staging/RISC-V-V2 PATCH v1]: MdePkg/BaseIoLibIntrinsic: RISC-V > > I/O intrinsic functions. > > [edk2-staging/RISC-V-V2 PATCH v1]: MdePkg/BasePeCoff: Add RISC-V > > PE/Coff related code. > > [edk2-staging/RISC-V-V2 PATCH v1]: MdePkg/BaseCpuLib: RISC-V Base > CPU > > library implementation. > > [edk2-staging/RISC-V-V2 PATCH v1]: MdePkg/BaseSynchronizationLib: > > RISC-V cache related code. > > [edk2-staging/RISC-V-V2 PATCH v1]: BaseTools: BaseTools changes for > > RISC-V platform. > > [edk2-staging/RISC-V-V2 PATCH v1]: MdePkg/BaseLib: BaseLib for RISC-= V > > RV64 Processor. > > [edk2-staging/RISC-V-V2 PATCH v1]: MdePkg/Include: Update SmBios > > header file. > > [edk2-staging/RISC-V-V2 PATCH v1]: RiscVPkg/opesbi: Add > > opensbi-HOWTO.txt > > [edk2-staging/RISC-V-V2 PATCH v1]: RiscVPkg/RealTimeClockRuntimeDxe: > > Add RISC-V RTC Runtime Driver > > [edk2-staging/RISC-V-V2 PATCH v1]: RiscVPkg/CpuDxe: Add RISC-V CPU > DXE > > driver. > > [edk2-staging/RISC-V-V2 PATCH v1]: RiscVPkg/SmbiosDxe: RISC-V > platform > > generic SMBIOS DXE driver > > [edk2-staging/RISC-V-V2 PATCH v1]: RiscVPkg/Library: > Add/Update/Remove > > Library instances for RISC-V platform > > [edk2-staging/RISC-V-V2 PATCH v1]: MdeModulePkg/DxeIplPeim:RISC-V > > platform DXEIPL. > > [edk2-staging/RISC-V-V2 PATCH v1]: MdeModulePkg/Logo > > [edk2-staging/RISC-V-V2 PATCH v1]: NetworkPkg > > [edk2-staging/RISC-V-V2 PATCH v1]: BaseTools/Scripts > > > > BaseTools/Conf/build_rule.template | 23 +- > > BaseTools/Conf/tools_def.template | 108 +- > > BaseTools/Scripts/GccBaseRiscV.lds | 71 ++ > > BaseTools/Source/C/Common/BasePeCoff.c | 19 +- > > BaseTools/Source/C/Common/PeCoffLoaderEx.c | 96 ++ > > BaseTools/Source/C/GenFv/GenFvInternalLib.c | 281 ++++- > > BaseTools/Source/C/GenFw/Elf32Convert.c | 6 +- > > BaseTools/Source/C/GenFw/Elf64Convert.c | 273 ++++- > > BaseTools/Source/C/GenFw/elf_common.h | 63 ++ > > .../Source/C/Include/IndustryStandard/PeImage.h | 10 + > > BaseTools/Source/Python/Common/DataType.py | 1075 > ++++++++++---------- > > MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf | 13 +- > > MdeModulePkg/Core/DxeIplPeim/RiscV64/DxeLoadFunc.c | 76 ++ > > MdeModulePkg/Logo/Logo.inf | 2 +- > > .../CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf | 9 +- > > MdePkg/Include/IndustryStandard/PeImage.h | 14 +- > > MdePkg/Include/IndustryStandard/SmBios.h | 74 +- > > MdePkg/Include/Library/BaseLib.h | 67 ++ > > MdePkg/Include/Protocol/DebugSupport.h | 55 + > > MdePkg/Include/Protocol/PxeBaseCode.h | 8 + > > MdePkg/Include/RiscV64/ProcessorBind.h | 336 ++++++ > > MdePkg/Include/Uefi/UefiBaseType.h | 25 + > > MdePkg/Include/Uefi/UefiSpec.h | 11 + > > .../BaseCacheMaintenanceLib.inf | 4 + > > .../Library/BaseCacheMaintenanceLib/RiscVCache.c | 242 +++++ > > MdePkg/Library/BaseCpuLib/BaseCpuLib.inf | 4 + > > MdePkg/Library/BaseCpuLib/RiscV/Cpu.s | 25 + > > .../BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf | 8 +- > > MdePkg/Library/BaseIoLibIntrinsic/IoLibRiscV.c | 697 +++++++++++= ++ > > MdePkg/Library/BaseLib/BaseLib.inf | 18 +- > > MdePkg/Library/BaseLib/RiscV64/CpuBreakpoint.c | 33 + > > MdePkg/Library/BaseLib/RiscV64/CpuPause.c | 35 + > > MdePkg/Library/BaseLib/RiscV64/DisableInterrupts.c | 33 + > > MdePkg/Library/BaseLib/RiscV64/EnableInterrupts.c | 33 + > > MdePkg/Library/BaseLib/RiscV64/FlushCache.S | 28 + > > MdePkg/Library/BaseLib/RiscV64/GetInterruptState.c | 43 + > > .../Library/BaseLib/RiscV64/InternalSwitchStack.c | 61 ++ > > MdePkg/Library/BaseLib/RiscV64/LongJump.c | 38 + > > .../Library/BaseLib/RiscV64/RiscVCpuBreakpoint.S | 20 + > > MdePkg/Library/BaseLib/RiscV64/RiscVCpuPause.S | 20 + > > MdePkg/Library/BaseLib/RiscV64/RiscVInterrupt.S | 33 + > > .../Library/BaseLib/RiscV64/RiscVSetJumpLongJump.S | 61 ++ > > MdePkg/Library/BaseLib/RiscV64/Unaligned.c | 270 +++++ > > MdePkg/Library/BaseLib/RiscV64/riscv_asm.h | 194 ++++ > > MdePkg/Library/BaseLib/RiscV64/riscv_encoding.h | 574 +++++++++++ > > MdePkg/Library/BaseLib/RiscV64/sbi_const.h | 53 + > > MdePkg/Library/BasePeCoffLib/BasePeCoff.c | 3 +- > > MdePkg/Library/BasePeCoffLib/BasePeCoffLib.inf | 5 + > > MdePkg/Library/BasePeCoffLib/BasePeCoffLib.uni | 4 +- > > .../Library/BasePeCoffLib/BasePeCoffLibInternals.h | 1 + > > .../Library/BasePeCoffLib/RiscV/PeCoffLoaderEx.c | 149 +++ > > .../BaseSynchronizationLib.inf | 6 + > > .../RiscV64/Synchronization.c | 189 ++++ > > .../RiscV64/SynchronizationAsm.s | 84 ++ > > MdePkg/MdePkg.dec | 9 + > > NetworkPkg/Network.dsc.inc | 2 +- > > RiscVPkg/Include/Library/RealTimeClockLib.h | 136 +++ > > RiscVPkg/Include/Library/RiscVCpuLib.h | 74 ++ > > RiscVPkg/Include/Library/RiscVPlatformDxeIpl.h | 47 + > > .../Library/RiscVPlatformTempMemoryInitLib.h | 23 + > > RiscVPkg/Include/ProcessorSpecificDataHob.h | 99 ++ > > RiscVPkg/Include/RiscV.h | 168 +++ > > RiscVPkg/Include/SmbiosProcessorSpecificData.h | 64 ++ > > RiscVPkg/Include/sbi/SbiFirmwareContext.h | 44 + > > RiscVPkg/Include/sbi/sbi.h | 103 ++ > > RiscVPkg/Include/sbi/sbi_bits.h | 23 + > > RiscVPkg/Include/sbi/sbi_types.h | 24 + > > .../PeiServicesTablePointerLibOpenSbi.inf | 45 + > > .../PeiServicesTablePointerLibOpenSbi.uni | Bin 0 -> 2462 b= ytes > > .../PeiServicesTablePointerOpenSbi.c | 127 +++ > > RiscVPkg/Library/RiscVCpuLib/Cpu.s | 121 +++ > > RiscVPkg/Library/RiscVCpuLib/RiscVCpuLib.inf | 46 + > > .../RiscVDxeIplHandoffLib/RiscVDxeIplHandoffLib.c | 47 + > > .../RiscVDxeIplHandoffLib.inf | 39 + > > .../RiscVDxeIplHandoffOpenSbiLib.c | 108 ++ > > .../RiscVDxeIplHandoffOpenSbiLib.inf | 39 + > > .../RiscVExceptionLib/CpuExceptionHandler.s | 94 ++ > > .../CpuExceptionHandlerDxeLib.inf | 47 + > > .../RiscVExceptionLib/CpuExceptionHandlerLib.c | 187 ++++ > > .../RiscVExceptionLib/CpuExceptionHandlerLib.uni | Bin 0 -> 1516 b= ytes > > .../Library/RiscVOpensbiLib/RiscVOpensbiLib.inf | 65 ++ > > .../RiscVPlatformTempMemoryInitLibNull.inf | 42 + > > .../Riscv64/TempMemInit.s | 31 + > > .../Library/RiscVTimerLib/BaseRiscVTimerLib.inf | 40 + > > RiscVPkg/Library/RiscVTimerLib/RiscVTimerLib.c | 201 ++++ > > RiscVPkg/Library/RiscVTimerLib/RiscVTimerLib.h | 26 + > > RiscVPkg/RiscVPkg.dec | 57 ++ > > RiscVPkg/RiscVPkg.uni | Bin 0 -> 1718 b= ytes > > RiscVPkg/RiscVPkgExtra.uni | Bin 0 -> 1374 b= ytes > > RiscVPkg/Universal/CpuDxe/CpuDxe.c | 324 ++++++ > > RiscVPkg/Universal/CpuDxe/CpuDxe.h | 212 ++++ > > RiscVPkg/Universal/CpuDxe/CpuDxe.inf | 66 ++ > > RiscVPkg/Universal/CpuDxe/CpuDxe.uni | Bin 0 -> 1564 b= ytes > > RiscVPkg/Universal/CpuDxe/CpuDxeExtra.uni | Bin 0 -> 1392 b= ytes > > RiscVPkg/Universal/CpuDxe/CpuMp.h | 648 +++++++++++= + > > .../RealTimeClockRuntimeDxe/RealTimeClock.c | 157 +++ > > .../RealTimeClockRuntimeDxe.inf | 44 + > > RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.c | 343 +++++++ > > RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.h | 38 + > > RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.inf | 63 ++ > > RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.uni | Bin 0 -> 1542 > bytes > > .../Universal/SmbiosDxe/RiscVSmbiosDxeExtra.uni | Bin 0 -> 1438 b= ytes > > RiscVPkg/opensbi/opensbi-HOWTO.txt | 17 + > > 103 files changed, 9195 insertions(+), 578 deletions(-) create mode > > 100644 BaseTools/Scripts/GccBaseRiscV.lds > > create mode 100644 > MdeModulePkg/Core/DxeIplPeim/RiscV64/DxeLoadFunc.c > > create mode 100644 MdePkg/Include/RiscV64/ProcessorBind.h > > create mode 100644 > > MdePkg/Library/BaseCacheMaintenanceLib/RiscVCache.c > > create mode 100644 MdePkg/Library/BaseCpuLib/RiscV/Cpu.s > > create mode 100644 MdePkg/Library/BaseIoLibIntrinsic/IoLibRiscV.c > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/CpuBreakpoint.c > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/CpuPause.c > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/DisableInterrupts.c > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/EnableInterrupts.c > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/FlushCache.S > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/GetInterruptState.c > > create mode 100644 > > MdePkg/Library/BaseLib/RiscV64/InternalSwitchStack.c > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/LongJump.c > > create mode 100644 > > MdePkg/Library/BaseLib/RiscV64/RiscVCpuBreakpoint.S > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/RiscVCpuPause.S > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/RiscVInterrupt.S > > create mode 100644 > > MdePkg/Library/BaseLib/RiscV64/RiscVSetJumpLongJump.S > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/Unaligned.c > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/riscv_asm.h > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/riscv_encoding.h > > create mode 100644 MdePkg/Library/BaseLib/RiscV64/sbi_const.h > > create mode 100644 > > MdePkg/Library/BasePeCoffLib/RiscV/PeCoffLoaderEx.c > > create mode 100644 > > MdePkg/Library/BaseSynchronizationLib/RiscV64/Synchronization.c > > create mode 100644 > > MdePkg/Library/BaseSynchronizationLib/RiscV64/SynchronizationAsm.s > > create mode 100644 RiscVPkg/Include/Library/RealTimeClockLib.h > > create mode 100644 RiscVPkg/Include/Library/RiscVCpuLib.h > > create mode 100644 RiscVPkg/Include/Library/RiscVPlatformDxeIpl.h > > create mode 100644 > > RiscVPkg/Include/Library/RiscVPlatformTempMemoryInitLib.h > > create mode 100644 RiscVPkg/Include/ProcessorSpecificDataHob.h > > create mode 100644 RiscVPkg/Include/RiscV.h create mode 100644 > > RiscVPkg/Include/SmbiosProcessorSpecificData.h > > create mode 100644 RiscVPkg/Include/sbi/SbiFirmwareContext.h > > create mode 100644 RiscVPkg/Include/sbi/sbi.h create mode 100644 > > RiscVPkg/Include/sbi/sbi_bits.h create mode 100644 > > RiscVPkg/Include/sbi/sbi_types.h create mode 100644 > > RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi/PeiServicesTablePoi > > nterLibOpenSbi.inf create mode 100644 > > RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi/PeiServicesTablePoi > > nterLibOpenSbi.uni create mode 100644 > > RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi/PeiServicesTablePoi > > nterOpenSbi.c create mode 100644 RiscVPkg/Library/RiscVCpuLib/Cpu.s > > create mode 100644 RiscVPkg/Library/RiscVCpuLib/RiscVCpuLib.inf > > create mode 100644 > > RiscVPkg/Library/RiscVDxeIplHandoffLib/RiscVDxeIplHandoffLib.c > > create mode 100644 > > RiscVPkg/Library/RiscVDxeIplHandoffLib/RiscVDxeIplHandoffLib.inf > > create mode 100644 > > > RiscVPkg/Library/RiscVDxeIplHandoffOpenSbiLib/RiscVDxeIplHandoffOpenS > b > > iLib.c create mode 100644 > > > RiscVPkg/Library/RiscVDxeIplHandoffOpenSbiLib/RiscVDxeIplHandoffOpenS > b > > iLib.inf create mode 100644 > > RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandler.s > > create mode 100644 > > RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerDxeLib.inf > > create mode 100644 > > RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerLib.c > > create mode 100644 > > RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerLib.uni > > create mode 100644 > > RiscVPkg/Library/RiscVOpensbiLib/RiscVOpensbiLib.inf > > create mode 100644 > > > RiscVPkg/Library/RiscVPlatformTempMemoryInitLibNull/RiscVPlatformTemp > M > > emoryInitLibNull.inf create mode 100644 > > > RiscVPkg/Library/RiscVPlatformTempMemoryInitLibNull/Riscv64/TempMemI > ni > > t.s create mode 100644 > > RiscVPkg/Library/RiscVTimerLib/BaseRiscVTimerLib.inf > > create mode 100644 RiscVPkg/Library/RiscVTimerLib/RiscVTimerLib.c > > create mode 100644 RiscVPkg/Library/RiscVTimerLib/RiscVTimerLib.h > > create mode 100644 RiscVPkg/RiscVPkg.dec create mode 100644 > > RiscVPkg/RiscVPkg.uni create mode 100644 RiscVPkg/RiscVPkgExtra.uni > > create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.c > > create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.h > > create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.inf > > create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.uni > > create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxeExtra.uni > > create mode 100644 RiscVPkg/Universal/CpuDxe/CpuMp.h create mode > > 100644 RiscVPkg/Universal/RealTimeClockRuntimeDxe/RealTimeClock.c > > create mode 100644 > > > RiscVPkg/Universal/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.i > nf > > create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.c > > create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.h > > create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.inf > > create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.uni > > create mode 100644 > > RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxeExtra.uni > > create mode 100644 RiscVPkg/opensbi/opensbi-HOWTO.txt > > > > -- > > 2.7.4 > > > > > > > > >=20 >=20