From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=104.47.1.46; helo=eur01-ve1-obe.outbound.protection.outlook.com; envelope-from=meenakshi.aggarwal@nxp.com; receiver=edk2-devel@lists.01.org Received: from EUR01-VE1-obe.outbound.protection.outlook.com (mail-ve1eur01on0046.outbound.protection.outlook.com [104.47.1.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-SHA384 (256/256 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id B9F4022637DD4 for ; Thu, 19 Apr 2018 03:05:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=o6UOz6jODJM6ZyN58a2BG1Hfq4YUw3lnLMtapFfoNsU=; b=xr3LN/6asjVn05vO3cdSat1AMNJEm038EvjP18vKy3FgvuGiNUmXduagtGClaWCyOOGS7BzWCtxTn9vMImXXR3ZbJkjMXUC4avvhSLvjH6xyVEYQ/GSiFVQjKTjxE/4Lb/od1Ks/NrcsQAEDC+oXQLKy10JMd3YiI6IqKa0IOtk= Received: from DB5PR04MB0998.eurprd04.prod.outlook.com (10.161.199.12) by DB5PR04MB1509.eurprd04.prod.outlook.com (10.162.221.155) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.675.14; Thu, 19 Apr 2018 10:05:46 +0000 Received: from DB5PR04MB0998.eurprd04.prod.outlook.com ([fe80::18ce:390:67ab:40af]) by DB5PR04MB0998.eurprd04.prod.outlook.com ([fe80::18ce:390:67ab:40af%15]) with mapi id 15.20.0696.011; Thu, 19 Apr 2018 10:05:46 +0000 From: Meenakshi Aggarwal To: Leif Lindholm CC: "ard.biesheuvel@linaro.org" , "edk2-devel@lists.01.org" , Udit Kumar , Varun Sethi , Vabhav Sharma Thread-Topic: [PATCH edk2-platforms 18/39] Silicon/NXP:Add LS1046ARDB SoCLib Support Thread-Index: AQHTpwOqwF9i+mOpu0eMBr46Y6ilq6QIPI8AgAAAtRA= Date: Thu, 19 Apr 2018 10:05:45 +0000 Message-ID: References: <1518771035-6733-1-git-send-email-meenakshi.aggarwal@nxp.com> <1518771035-6733-19-git-send-email-meenakshi.aggarwal@nxp.com> <20180419100050.bl4tdllduqmet6eo@bivouac.eciton.net> In-Reply-To: <20180419100050.bl4tdllduqmet6eo@bivouac.eciton.net> Accept-Language: en-GB, en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=nxp.com; x-originating-ip: [14.142.187.166] x-ms-publictraffictype: Email x-microsoft-exchange-diagnostics: 1; DB5PR04MB1509; 7:47HH5l4MPnnh1yvzhaoGTc2aVkhekadC21Y8UU159QwSAgRmYAmJQ4FT1xQG97zC9gBeK3Bq1qX7T2JoZ0TjpBRqbbUhl+g/JO2TvvW2zMgoLKBREHyGoNBaqdsJtwHZn3qkjny8ws4aZ4hRFOInLXBXpgv4J3NNTJ6/fEA8BNRe9CD8npP85DWpWfDHHhjtSlGmcW/jYYIBuLRJ4vgcnpwLWlYpnMq3+6vJLN379WbAZps6Wi8PpDUahR7RI0DY x-ms-exchange-antispam-srfa-diagnostics: SOS; x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: UriScan:; BCL:0; PCL:0; RULEID:(7020095)(4652020)(5600026)(4534165)(7168020)(4627221)(201703031133081)(201702281549075)(48565401081)(2017052603328)(7153060)(7193020); SRVR:DB5PR04MB1509; x-ms-traffictypediagnostic: DB5PR04MB1509: x-microsoft-antispam-prvs: x-exchange-antispam-report-test: UriScan:(189930954265078)(185117386973197)(162533806227266)(45079756050767); x-exchange-antispam-report-cfa-test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(10201501046)(93006095)(93001095)(3231232)(944501327)(52105095)(3002001)(6055026)(6041310)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123564045)(20161123562045)(20161123558120)(6072148)(201708071742011); SRVR:DB5PR04MB1509; BCL:0; PCL:0; RULEID:; SRVR:DB5PR04MB1509; x-forefront-prvs: 0647963F84 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(376002)(39380400002)(366004)(39860400002)(396003)(346002)(13464003)(66066001)(7696005)(305945005)(7736002)(6306002)(53946003)(446003)(11346002)(54906003)(55016002)(316002)(6436002)(229853002)(9686003)(74316002)(76176011)(16799955002)(3846002)(86362001)(186003)(575784001)(6116002)(5660300001)(476003)(8676002)(33656002)(81166006)(8936002)(2906002)(5250100002)(25786009)(26005)(44832011)(2900100001)(5890100001)(55236004)(102836004)(6506007)(59450400001)(478600001)(6916009)(45080400002)(3280700002)(966005)(4326008)(3660700001)(53936002)(53546011)(6246003)(19627235001); DIR:OUT; SFP:1101; SCL:1; SRVR:DB5PR04MB1509; H:DB5PR04MB0998.eurprd04.prod.outlook.com; FPR:; SPF:None; LANG:en; MLV:sfv; x-microsoft-antispam-message-info: sF9tu8PUU4ghgpKK9M5/gCDk9GaCihZYrDy+bcRUrMm54Fi/8VYh/X/hnnVvLq/g6ynwPFryPsD9e6lag3ddXhKx20+/6jwkquh/0ANfnlfauBksrqwEKNNR98djH85QCvYmLak/U4q0QD3gYJHgZ8fL8q+pVJghfUJZPIH7EWrqPA5ubYPpWdIkEByz/ssy spamdiagnosticoutput: 1:99 spamdiagnosticmetadata: NSPM MIME-Version: 1.0 X-MS-Office365-Filtering-Correlation-Id: d9440f57-de3a-4d52-6573-08d5a5dd1e7e X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: d9440f57-de3a-4d52-6573-08d5a5dd1e7e X-MS-Exchange-CrossTenant-originalarrivaltime: 19 Apr 2018 10:05:45.8248 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB5PR04MB1509 Subject: Re: [PATCH edk2-platforms 18/39] Silicon/NXP:Add LS1046ARDB SoCLib Support X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.26 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 19 Apr 2018 10:05:50 -0000 Content-Language: en-US Content-Type: text/plain; charset="Windows-1252" Content-Transfer-Encoding: quoted-printable > -----Original Message----- > From: Leif Lindholm [mailto:leif.lindholm@linaro.org] > Sent: Thursday, April 19, 2018 3:31 PM > To: Meenakshi Aggarwal > Cc: ard.biesheuvel@linaro.org; edk2-devel@lists.01.org; Udit Kumar > ; Varun Sethi ; Vabhav Sharma > > Subject: Re: [PATCH edk2-platforms 18/39] Silicon/NXP:Add LS1046ARDB > SoCLib Support >=20 > On Fri, Feb 16, 2018 at 02:20:14PM +0530, Meenakshi wrote: > > From: Meenakshi Aggarwal > > > > On LS1046A NXP SoC,Provide Functions to initialize peripherals > > ,print board, soc information. > > > > Contributed-under: TianoCore Contribution Agreement 1.1 > > Signed-off-by: Vabhav > > --- > > Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc | 1 + > > Silicon/NXP/Chassis/Chassis.c | 1 + > > Silicon/NXP/Chassis/Chassis.h | 1 + > > Silicon/NXP/Chassis/Chassis2/Soc.c | 51 ++++++++++++++++++++= - > > Silicon/NXP/Chassis/LS1043aSocLib.inf | 2 + > > Silicon/NXP/Chassis/LS1046aSocLib.inf | 51 ++++++++++++++++++++= + > > Silicon/NXP/LS1046A/Include/SocSerDes.h | 55 > ++++++++++++++++++++++ > > Silicon/NXP/LS1046A/LS1046A.dec | 22 +++++++++ > > Silicon/NXP/LS1046A/LS1046A.dsc | 68 > ++++++++++++++++++++++++++++ > > Silicon/NXP/NxpQoriqLs.dec | 2 + > > 10 files changed, 253 insertions(+), 1 deletion(-) > > create mode 100644 Silicon/NXP/Chassis/LS1046aSocLib.inf > > create mode 100644 Silicon/NXP/LS1046A/Include/SocSerDes.h > > create mode 100644 Silicon/NXP/LS1046A/LS1046A.dec > > create mode 100644 Silicon/NXP/LS1046A/LS1046A.dsc > > > > diff --git a/Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc > b/Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc > > index 7708e0a..b2b514e 100644 > > --- a/Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc > > +++ b/Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc > > @@ -59,6 +59,7 @@ > > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterBase|0x021c0500 > > gNxpQoriqLsTokenSpaceGuid.PcdSerdes2Enabled|FALSE > > gNxpQoriqLsTokenSpaceGuid.PcdPlatformFreqDiv|0x1 > > + gNxpQoriqLsTokenSpaceGuid.PcdMuxToUsb3|TRUE > > > > # > > # I2C controller Pcds > > diff --git a/Silicon/NXP/Chassis/Chassis.c b/Silicon/NXP/Chassis/Chassi= s.c > > index 9f2928b..ce07fdc 100644 > > --- a/Silicon/NXP/Chassis/Chassis.c > > +++ b/Silicon/NXP/Chassis/Chassis.c > > @@ -44,6 +44,7 @@ GurRead ( > > */ > > STATIC CPU_TYPE CpuTypeList[] =3D { > > CPU_TYPE_ENTRY (LS1043A, LS1043A, 4), > > + CPU_TYPE_ENTRY (LS1046A, LS1046A, 4), > > }; > > > > /* > > diff --git a/Silicon/NXP/Chassis/Chassis.h b/Silicon/NXP/Chassis/Chassi= s.h > > index 4bdb4d0..0beb44c 100644 > > --- a/Silicon/NXP/Chassis/Chassis.h > > +++ b/Silicon/NXP/Chassis/Chassis.h > > @@ -56,6 +56,7 @@ CpuMaskNext ( > > > > #define SVR_WO_E 0xFFFFFE > > #define SVR_LS1043A 0x879200 > > +#define SVR_LS1046A 0x870700 > > > > #define SVR_MAJOR(svr) (((svr) >> 4) & 0xf) > > #define SVR_MINOR(svr) (((svr) >> 0) & 0xf) > > diff --git a/Silicon/NXP/Chassis/Chassis2/Soc.c > b/Silicon/NXP/Chassis/Chassis2/Soc.c > > index 17de7e4..658df2d 100644 > > --- a/Silicon/NXP/Chassis/Chassis2/Soc.c > > +++ b/Silicon/NXP/Chassis/Chassis2/Soc.c > > @@ -17,6 +17,7 @@ > > #include > > #include > > #include > > +#include > > #include > > #include > > #include > > @@ -139,6 +140,44 @@ GetSysInfo ( > > } > > > > /** > > + Function to select pins depending upon pcd using supplemental > > + configuration unit(SCFG) extended RCW controlled pinmux control > > + register which contains the bits to provide pin multiplexing contro= l. > > + This register is reset on HRESET. > > + **/ > > +VOID > > +ConfigScfgMux (VOID) > > +{ > > + CCSR_SCFG *Scfg; > > + UINT32 UsbPwrFault; > > + > > + Scfg =3D (VOID *)PcdGet64 (PcdScfgBaseAddr); > > + // Configures functionality of the IIC3_SCL to USB2_DRVVBUS > > + // Configures functionality of the IIC3_SDA to USB2_PWRFAULT > > + > > + // LS1043A > > + // Configures functionality of the IIC4_SCL to USB3_DRVVBUS > > + // Configures functionality of the IIC4_SDA to USB3_PWRFAULT > > + > > + // LS1046A > > + // USB3 is not used, configure mux to IIC4_SCL/IIC4_SDA > > + if (PcdGetBool (PcdMuxToUsb3)) { > > + BeMmioWrite32 ((UINTN)&Scfg->RcwPMuxCr0, > CCSR_SCFG_RCWPMUXCRO_SELCR_USB); > > + } else { > > + BeMmioWrite32 ((UINTN)&Scfg->RcwPMuxCr0, > CCSR_SCFG_RCWPMUXCRO_NOT_SELCR_USB); > > + } > > + BeMmioWrite32 ((UINTN)&Scfg->UsbDrvVBusSelCr, > CCSR_SCFG_USBDRVVBUS_SELCR_USB1); > > + UsbPwrFault =3D (CCSR_SCFG_USBPWRFAULT_DEDICATED << > > + CCSR_SCFG_USBPWRFAULT_USB3_SHIFT) | > > + (CCSR_SCFG_USBPWRFAULT_DEDICATED << > > + CCSR_SCFG_USBPWRFAULT_USB2_SHIFT) | > > + (CCSR_SCFG_USBPWRFAULT_SHARED << > > + CCSR_SCFG_USBPWRFAULT_USB1_SHIFT); >=20 > Can you change indentation like so?: >=20 > UsbPwrFault =3D (CCSR_SCFG_USBPWRFAULT_DEDICATED << > CCSR_SCFG_USBPWRFAULT_USB3_SHIFT) | > (CCSR_SCFG_USBPWRFAULT_DEDICATED << > CCSR_SCFG_USBPWRFAULT_USB2_SHIFT) | > (CCSR_SCFG_USBPWRFAULT_SHARED << > CCSR_SCFG_USBPWRFAULT_USB1_SHIFT); >=20 I will accommodate all other changes except I am not getting the difference= between above two. Please tell a bit about the change. > > + BeMmioWrite32 ((UINTN)&Scfg->UsbPwrFaultSelCr, UsbPwrFault); > > + BeMmioWrite32 ((UINTN)&Scfg->UsbPwrFaultSelCr, UsbPwrFault); > > +} > > + > > +/** > > Function to initialize SoC specific constructs > > CPU Info > > SoC Personality > > @@ -170,8 +209,18 @@ SocInit ( > > // > > PrintRCW (); > > PrintSoc (); > > - IfcInit(); > > + IfcInit (); >=20 > Please fix the whitespace in the originating patch, even if I missed > it on review :) >=20 > > PrintBoardPersonality (); > > + // > > + // Due to the extensive functionality present on the chip and the li= mited > number of external > > + // signals available, several functional blocks share signal resourc= es > through multiplexing. > > + // In this case when there is alternate functionality between multip= le > functional blocks, > > + // the signal's function is determined at the chip level (rather tha= n at the > block level) > > + // typically by a reset configuration word (RCW) option. Some of the > signals' function are > > + // determined externel to RCW at Power-on Reset Sequence. > > + // > > + ConfigScfgMux (); > > + > > > > return; > > } > > diff --git a/Silicon/NXP/Chassis/LS1043aSocLib.inf > b/Silicon/NXP/Chassis/LS1043aSocLib.inf > > index d01b353..71fa0a8 100644 > > --- a/Silicon/NXP/Chassis/LS1043aSocLib.inf > > +++ b/Silicon/NXP/Chassis/LS1043aSocLib.inf > > @@ -47,3 +47,5 @@ > > gNxpQoriqLsTokenSpaceGuid.PcdSerdes2Enabled > > gNxpQoriqLsTokenSpaceGuid.PcdGurBigEndian > > gNxpQoriqLsTokenSpaceGuid.PcdClkBaseAddr > > + gNxpQoriqLsTokenSpaceGuid.PcdScfgBaseAddr > > + gNxpQoriqLsTokenSpaceGuid.PcdMuxToUsb3 > > diff --git a/Silicon/NXP/Chassis/LS1046aSocLib.inf > b/Silicon/NXP/Chassis/LS1046aSocLib.inf > > new file mode 100644 > > index 0000000..11eeb97 > > --- /dev/null > > +++ b/Silicon/NXP/Chassis/LS1046aSocLib.inf > > @@ -0,0 +1,51 @@ > > +# @file > > +# > > +# Copyright 2017 NXP > > +# > > +# This program and the accompanying materials > > +# are licensed and made available under the terms and conditions of t= he > BSD License > > +# which accompanies this distribution. The full text of the license = may be > found at > > +# > https://emea01.safelinks.protection.outlook.com/?url=3Dhttp%3A%2F%2Fope > nsource.org%2Flicenses%2Fbsd- > license.php&data=3D02%7C01%7Cmeenakshi.aggarwal%40nxp.com%7Ca9914b > f14bf84646966b08d5a5dc7082%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0 > %7C0%7C636597288562189295&sdata=3DG6LgZGpCSbRKR2vhaQ8gwTRIwed7% > 2FNkm7DsL7kvgYTs%3D&reserved=3D0 > > +# > > +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" > BASIS, > > +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER > EXPRESS OR IMPLIED. > > +# > > +# > > + > > +[Defines] > > + INF_VERSION =3D 0x0001001A > > + BASE_NAME =3D SocLib > > + FILE_GUID =3D ddd5f950-8816-4d38-8f98-f42b07333= f78 > > + MODULE_TYPE =3D BASE > > + VERSION_STRING =3D 1.0 > > + LIBRARY_CLASS =3D SocLib > > + > > +[Packages] > > + MdeModulePkg/MdeModulePkg.dec > > + MdePkg/MdePkg.dec > > + Silicon/NXP/NxpQoriqLs.dec > > + Silicon/NXP/Chassis/Chassis2/Chassis2.dec > > + Silicon/NXP/LS1046A/LS1046A.dec >=20 > Can you sort these packages alphabetically please? >=20 > > + > > +[LibraryClasses] > > + BaseLib > > + BeIoLib > > + DebugLib > > + FpgaLib > > + IfcLib > > + SerialPortLib > > + > > +[Sources.common] > > + Chassis.c > > + Chassis2/Soc.c > > + SerDes.c > > + > > +[FixedPcd] > > + gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVersionString > > + gNxpQoriqLsTokenSpaceGuid.PcdGutsBaseAddr > > + gNxpQoriqLsTokenSpaceGuid.PcdPlatformFreqDiv > > + gNxpQoriqLsTokenSpaceGuid.PcdSerdes2Enabled > > + gNxpQoriqLsTokenSpaceGuid.PcdGurBigEndian > > + gNxpQoriqLsTokenSpaceGuid.PcdClkBaseAddr > > + gNxpQoriqLsTokenSpaceGuid.PcdScfgBaseAddr > > + gNxpQoriqLsTokenSpaceGuid.PcdMuxToUsb3 >=20 > Can you sort these Pcds alphabetically please? >=20 > > diff --git a/Silicon/NXP/LS1046A/Include/SocSerDes.h > b/Silicon/NXP/LS1046A/Include/SocSerDes.h > > new file mode 100644 > > index 0000000..a0b5576 > > --- /dev/null > > +++ b/Silicon/NXP/LS1046A/Include/SocSerDes.h > > @@ -0,0 +1,55 @@ > > +/** @file > > + The Header file of SerDes Module > > + > > + Copyright 2017 NXP > > + > > + This program and the accompanying materials > > + are licensed and made available under the terms and conditions of the > BSD License > > + which accompanies this distribution. The full text of the license may= be > found > > + > https://emea01.safelinks.protection.outlook.com/?url=3Dhttp%3A%2F%2Fope > nsource.org%2Flicenses%2Fbsd- > license.php&data=3D02%7C01%7Cmeenakshi.aggarwal%40nxp.com%7Ca9914b > f14bf84646966b08d5a5dc7082%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0 > %7C0%7C636597288562189295&sdata=3DG6LgZGpCSbRKR2vhaQ8gwTRIwed7% > 2FNkm7DsL7kvgYTs%3D&reserved=3D0 > > + > > + THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" > BASIS, > > + WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER > EXPRESS OR IMPLIED. > > + > > +**/ > > + > > +#ifndef __LS1046A_SERDES_H__ > > +#define __LS1046A_SERDES_H__ > > + > > +#include > > + > > +SERDES_CONFIG SerDes1ConfigTbl[] =3D { > > + /* SerDes 1 */ >=20 > Indentation should be two spaces, throughout the file. >=20 > > + {0x3333, {SGMII_FM1_DTSEC9, SGMII_FM1_DTSEC10, > SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC6 } }, > > + {0x1133, {XFI_FM1_MAC9, XFI_FM1_MAC10, SGMII_FM1_DTSEC5, > SGMII_FM1_DTSEC6 } }, > > + {0x1333, {XFI_FM1_MAC9, SGMII_FM1_DTSEC10, > SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC6 } }, > > + {0x2333, {SGMII_2500_FM1_DTSEC9, SGMII_FM1_DTSEC10, > SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC6 } }, > > + {0x2233, {SGMII_2500_FM1_DTSEC9, SGMII_2500_FM1_DTSEC10, > SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC6 } }, > > + {0x1040, {XFI_FM1_MAC9, NONE, QSGMII_FM1_A, NONE } }, > > + {0x2040, {SGMII_2500_FM1_DTSEC9, NONE, QSGMII_FM1_A, NONE } > }, > > + {0x1163, {XFI_FM1_MAC9, XFI_FM1_MAC10, PCIE1, > SGMII_FM1_DTSEC6 } }, > > + {0x2263, {SGMII_2500_FM1_DTSEC9, SGMII_2500_FM1_DTSEC10, > PCIE1, SGMII_FM1_DTSEC6 } }, > > + {0x3363, {SGMII_FM1_DTSEC5, SGMII_FM1_DTSEC6, PCIE1, > SGMII_FM1_DTSEC6 } }, > > + {0x2223, {SGMII_2500_FM1_DTSEC9, SGMII_2500_FM1_DTSEC10, > SGMII_2500_FM1_DTSEC5, SGMII_FM1_DTSEC6 } }, > > + {} > > +}; > > + > > +SERDES_CONFIG SerDes2ConfigTbl[] =3D { > > + /* SerDes 2 */ > > + {0x8888, {PCIE1, PCIE1, PCIE1, PCIE1 } }, > > + {0x5559, {PCIE1, PCIE2, PCIE3, SATA } }, > > + {0x5577, {PCIE1, PCIE2, PCIE3, PCIE3 } }, > > + {0x5506, {PCIE1, PCIE2, NONE, PCIE3 } }, > > + {0x0506, {NONE, PCIE2, NONE, PCIE3 } }, > > + {0x0559, {NONE, PCIE2, PCIE3, SATA } }, > > + {0x5A59, {PCIE1, SGMII_FM1_DTSEC2, PCIE3, SATA } }, > > + {0x5A06, {PCIE1, SGMII_FM1_DTSEC2, NONE, PCIE3 } }, > > + {} > > +}; > > + > > +SERDES_CONFIG *SerDesConfigTbl[] =3D { > > + SerDes1ConfigTbl, > > + SerDes2ConfigTbl > > +}; > > + > > +#endif /* __LS1046A_SERDES_H */ > > diff --git a/Silicon/NXP/LS1046A/LS1046A.dec > b/Silicon/NXP/LS1046A/LS1046A.dec > > new file mode 100644 > > index 0000000..e266aad > > --- /dev/null > > +++ b/Silicon/NXP/LS1046A/LS1046A.dec > > @@ -0,0 +1,22 @@ > > +# LS1046A.dec > > +# > > +# Copyright 2017 NXP > > +# > > +# This program and the accompanying materials are licensed and made > available under > > +# the terms and conditions of the BSD License which accompanies this > distribution. > > +# The full text of the license may be found at > > +# > https://emea01.safelinks.protection.outlook.com/?url=3Dhttp%3A%2F%2Fope > nsource.org%2Flicenses%2Fbsd- > license.php&data=3D02%7C01%7Cmeenakshi.aggarwal%40nxp.com%7Ca9914b > f14bf84646966b08d5a5dc7082%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0 > %7C0%7C636597288562189295&sdata=3DG6LgZGpCSbRKR2vhaQ8gwTRIwed7% > 2FNkm7DsL7kvgYTs%3D&reserved=3D0 > > +# > > +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" > BASIS, > > +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER > EXPRESS OR IMPLIED. > > +# > > +# > > + > > +[Defines] > > + DEC_SPECIFICATION =3D 0x00010005 >=20 > 0x0001001a >=20 > / > Leif >=20 > > + > > +[Guids.common] > > + gNxpLs1046ATokenSpaceGuid =3D {0x8d7ffac8, 0xb4d5, 0x43c3, {0xa= a, > 0x27, 0x84, 0xbc, 0x12, 0x01, 0x28, 0x10}} > > + > > +[Includes] > > + Include > > diff --git a/Silicon/NXP/LS1046A/LS1046A.dsc > b/Silicon/NXP/LS1046A/LS1046A.dsc > > new file mode 100644 > > index 0000000..9f87028 > > --- /dev/null > > +++ b/Silicon/NXP/LS1046A/LS1046A.dsc > > @@ -0,0 +1,68 @@ > > +# LS1046A.dsc > > +# LS1046A Soc package. > > +# > > +# Copyright 2017 NXP > > +# > > +# This program and the accompanying materials > > +# are licensed and made available under the terms and conditions of t= he > BSD License > > +# which accompanies this distribution. The full text of the license m= ay be > found at > > +# > https://emea01.safelinks.protection.outlook.com/?url=3Dhttp%3A%2F%2Fope > nsource.org%2Flicenses%2Fbsd- > license.php&data=3D02%7C01%7Cmeenakshi.aggarwal%40nxp.com%7Ca9914b > f14bf84646966b08d5a5dc7082%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0 > %7C0%7C636597288562189295&sdata=3DG6LgZGpCSbRKR2vhaQ8gwTRIwed7% > 2FNkm7DsL7kvgYTs%3D&reserved=3D0 > > +# > > +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" > BASIS, > > +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER > EXPRESS OR IMPLIED. > > +# > > +# > > + > > > +######################################################### > ####################### > > +# > > +# Pcd Section - list of all EDK II PCD Entries defined by this Platfor= m > > +# > > > +######################################################### > ####################### > > +[PcdsDynamicDefault.common] > > + > > + # > > + # ARM General Interrupt Controller > > + gArmTokenSpaceGuid.PcdGicDistributorBase|0x01410000 > > + gArmTokenSpaceGuid.PcdGicInterruptInterfaceBase|0x01420000 > > + > > +[PcdsFixedAtBuild.common] > > + > > + # > > + # CCSR Address Space and other attached Memories > > + # > > + gNxpQoriqLsTokenSpaceGuid.PcdCcsrBaseAddr|0x01000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdCcsrSize|0x0F000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdClkBaseAddr|0x01EE1000 > > + gNxpQoriqLsTokenSpaceGuid.PcdIfcRegion1BaseAddr|0x60000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdIfcRegion1Size|0x20000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdIfcRegion2BaseAddr|0x0620000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdIfcRegion2Size|0x00E0000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdIfcNandReservedSize|0x2EA > > + gNxpQoriqLsTokenSpaceGuid.PcdQmanSwpBaseAddr|0x0500000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdQmanSwpSize|0x0080000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdBmanSwpBaseAddr|0x0508000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdBmanSwpSize|0x0080000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdPciExp1BaseAddr|0x4000000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdPciExp1BaseSize|0x800000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdPciExp2BaseAddr|0x4800000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdPciExp2BaseSize|0x800000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdPciExp3BaseAddr|0x5000000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdPciExp3BaseSize|0x800000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdDram1BaseAddr|0x0080000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdDram1Size|0x0080000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdDram2BaseAddr|0x0880000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdDram2Size|0x0780000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdDram3BaseAddr|0x8800000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdDram3Size|0x7800000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdScfgBaseAddr|0x1570000 > > + gNxpQoriqLsTokenSpaceGuid.PcdGutsBaseAddr|0x01EE0000 > > + gNxpQoriqLsTokenSpaceGuid.PcdWdog1BaseAddr|0x02AD0000 > > + gNxpQoriqLsTokenSpaceGuid.PcdSdxcBaseAddr|0x01560000 > > + gNxpQoriqLsTokenSpaceGuid.PcdI2c0BaseAddr|0x02180000 > > + gNxpQoriqLsTokenSpaceGuid.PcdI2cSize|0x10000 > > + gNxpQoriqLsTokenSpaceGuid.PcdNumI2cController|4 > > + gNxpQoriqLsTokenSpaceGuid.PcdQspiRegionBaseAddr|0x40000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdQspiRegionSize|0x20000000 > > + gNxpQoriqLsTokenSpaceGuid.PcdIfcBaseAddr|0x1530000 > > + > > +## > > diff --git a/Silicon/NXP/NxpQoriqLs.dec b/Silicon/NXP/NxpQoriqLs.dec > > index 43d0a71..39753e7 100644 > > --- a/Silicon/NXP/NxpQoriqLs.dec > > +++ b/Silicon/NXP/NxpQoriqLs.dec > > @@ -30,6 +30,7 @@ > > gNxpQoriqLsTokenSpaceGuid.PcdI2cBus|0|UINT32|0x00000001 > > gNxpQoriqLsTokenSpaceGuid.PcdI2cSpeed|0|UINT32|0x00000002 > > > gNxpQoriqLsTokenSpaceGuid.PcdNumI2cController|0|UINT32|0x00000003 > > + > gNxpQoriqLsTokenSpaceGuid.PcdI2cSlaveAddress|0|UINT32|0x00000004 > > > > # > > # Pcds for base address and size > > @@ -101,6 +102,7 @@ > > # > > > gNxpQoriqLsTokenSpaceGuid.PcdPlatformFreqDiv|0x0|UINT32|0x00000250 > > > gNxpQoriqLsTokenSpaceGuid.PcdSerdes2Enabled|FALSE|BOOLEAN|0x0000 > 0251 > > + > gNxpQoriqLsTokenSpaceGuid.PcdMuxToUsb3|FALSE|BOOLEAN|0x00000253 > > > > # > > # Clock PCDs > > -- > > 1.9.1 > >