From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from nat-hk.nvidia.com (nat-hk.nvidia.com [203.18.50.4]) by mx.groups.io with SMTP id smtpd.web12.3607.1570817256111499863 for ; Fri, 11 Oct 2019 11:07:37 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@nvidia.com header.s=n1 header.b=fi07VmlV; spf=pass (domain: nvidia.com, ip: 203.18.50.4, mailfrom: ashishsingha@nvidia.com) Received: from hkpgpgate101.nvidia.com (Not Verified[10.18.92.77]) by nat-hk.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Sat, 12 Oct 2019 02:07:34 +0800 Received: from HKMAIL103.nvidia.com ([10.18.16.12]) by hkpgpgate101.nvidia.com (PGP Universal service); Fri, 11 Oct 2019 11:07:33 -0700 X-PGP-Universal: processed; by hkpgpgate101.nvidia.com on Fri, 11 Oct 2019 11:07:33 -0700 Received: from HKMAIL104.nvidia.com (10.18.16.13) by HKMAIL103.nvidia.com (10.18.16.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 11 Oct 2019 18:07:33 +0000 Received: from NAM04-SN1-obe.outbound.protection.outlook.com (104.47.44.52) by HKMAIL104.nvidia.com (10.18.16.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Fri, 11 Oct 2019 18:07:33 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=afyBdcitq2kUvCGKSeDd5EymjtJMyzciaF+NWa8lMHGqD5uU96+N/BnU88I7aupJsXZEQjzZvIWZRcgqWRCmLWYKlXDl6RWYZeW+/31uE0ecM3lyk6wgp6DD5CQKR1nYjzHjqivpsxwnQY1ej9iYKiZA89Dt01i9ejwPNOM0iEsSpd6YhNnFv2gWvxm7pXcWAHeS8rjk9TM4sHmT2izh+br7MtrUg2dSICFTRJChTDiJVrZhGpDSlRHBEzAu2gElkB/sfLGVwBfDTyBXGbhVLInneYpnCEi2XzYDo/3T3PgAuiiB4lur3dBTkDioEPUrHQ9wbLrP3cvfvS+707y1sg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=48+zTPIQneiUGhS2rk/Xplp7gwZyw4kT8VKJyYCOFSw=; b=ODiaBBKjtZ3B+f4pP0OLDrV7KWpcPMV3gQiHJ3mXcVId4HE9Z/2QdHkZKAbGov8SwtG0bvvQkFivvnzBtB4QYmyloKPzbjThMY2+E9bVDUdyHwi4viLXIz2DFROeTdZFPrrkYsnaSKIKWoGl03pfIYEMnzP7ymhmSgi45dj3HVzMxKMdEyOkx01ZalQi9vyvpF2pabIxL6TseWrIBruNzGnufVf+ldG4exBntpI90qjP0a9IVKL+NxZtEq1VQ/c4eU8KTKwgHpdMirsaN42BXSMRHGbEFt/tc+cVtScS3zsCBzSS+lvUT0cMzpM/LJeW5CgfXUApOAPTKkjlyqGi/g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com; dkim=pass header.d=nvidia.com; arc=none Received: from DM6PR12MB3324.namprd12.prod.outlook.com (20.178.31.154) by DM6PR12MB3801.namprd12.prod.outlook.com (10.255.173.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2347.21; Fri, 11 Oct 2019 18:07:30 +0000 Received: from DM6PR12MB3324.namprd12.prod.outlook.com ([fe80::1807:a182:87ae:55de]) by DM6PR12MB3324.namprd12.prod.outlook.com ([fe80::1807:a182:87ae:55de%5]) with mapi id 15.20.2347.021; Fri, 11 Oct 2019 18:07:30 +0000 From: "Ashish Singhal" To: "Wu, Hao A" , "devel@edk2.groups.io" , "Ni, Ray" Subject: Re: [edk2-devel] [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation Thread-Topic: [edk2-devel] [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation Thread-Index: AQHVfsNV/8sSJTw/YUqQWeYilI1PdqdTF8OAgAAGroCAAAOUAIABBmEGgACZ/oCAAAcD4IAAKYKAgADM+i0= Date: Fri, 11 Oct 2019 18:07:30 +0000 Message-ID: References: <9ce268553db91fbe7fb13e2205d0e1611e1d0212.1570640221.git.ashishsingha@nvidia.com> , , In-Reply-To: Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=ashishsingha@nvidia.com; x-originating-ip: [216.228.112.22] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: d4d684c2-1c92-42f7-325e-08d74e75e20e x-ms-traffictypediagnostic: DM6PR12MB3801: x-ms-exchange-purlcount: 5 x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:10000; x-forefront-prvs: 0187F3EA14 x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(4636009)(346002)(366004)(396003)(39860400002)(136003)(376002)(199004)(13464003)(189003)(51874003)(71190400001)(8676002)(66946007)(55016002)(105004)(71200400001)(5660300002)(6436002)(54896002)(6306002)(19627405001)(478600001)(110136005)(76236002)(52536014)(8936002)(7696005)(102836004)(316002)(6506007)(81156014)(53546011)(81166006)(186003)(64756008)(2501003)(6116002)(229853002)(74316002)(2906002)(446003)(11346002)(66446008)(3846002)(256004)(14444005)(561944003)(66476007)(33656002)(66556008)(66066001)(6246003)(606006)(99286004)(9686003)(14454004)(86362001)(19627235002)(7736002)(236005)(26005)(76116006)(476003)(76176011)(25786009)(486006);DIR:OUT;SFP:1101;SCL:1;SRVR:DM6PR12MB3801;H:DM6PR12MB3324.namprd12.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;A:1;MX:1; received-spf: None (protection.outlook.com: nvidia.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: R6aRx7uo8U8g50IZb02ysiaiZbFK3xPdq6vgHVjFWzEodqiWLK10p0+yNp8nvqJB4zjs/QeibebIyx2xmlrnwBhi5OYr+Tw9NtTj60Y4sJP3+wxc4xjcKUEPPidWJFZvIaLME6Lta/cw/zbbKKoCWfUc2G/zLYCt/CdhrDnWr40exeTssKWxUl1irX/xPJgDDnddVdnZUFHkxKDUpLR/56dwC1qR+P3S1EByc1alxsRfpK/7LtUqn/7YsuPjaK/xh3DYrlPF6HqL7b8FZWoJfuIGzjh6WRXIK/oBgvEEAcgnYLWjg5TL/Etxo6NMQdPOUSEIAx0tPSaiNioUA8tpjKNEgG8oInF26f/w3RrlfDSn2gCgtFA5Eux0vA5Y+PxDHEWPtMaRBrw+4JMA8opcs5Y6AUvbuhvNN1YtS4zAUYopMyL5SxMxp5ZlnXAGwwli6dFvPJciVY47m1EdTUx6Uw== x-ms-exchange-transport-forked: True MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: d4d684c2-1c92-42f7-325e-08d74e75e20e X-MS-Exchange-CrossTenant-originalarrivaltime: 11 Oct 2019 18:07:30.5676 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: Q6QG0RAZ0UtZunm/jgzi0ODhPAD/ebS+utW8hy6xqHqf4IKceCGFEcQH8iARmBYPXdRo9kZjYYN45HX48HxchA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB3801 Return-Path: ashishsingha@nvidia.com X-OriginatorOrg: Nvidia.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1570817254; bh=48+zTPIQneiUGhS2rk/Xplp7gwZyw4kT8VKJyYCOFSw=; h=X-PGP-Universal:ARC-Seal:ARC-Message-Signature: ARC-Authentication-Results:From:To:Subject:Thread-Topic: Thread-Index:Date:Message-ID:References:In-Reply-To: Accept-Language:X-MS-Has-Attach:X-MS-TNEF-Correlator: authentication-results:x-originating-ip:x-ms-publictraffictype: x-ms-office365-filtering-correlation-id:x-ms-traffictypediagnostic: x-ms-exchange-purlcount:x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers:x-forefront-prvs: x-forefront-antispam-report:received-spf: x-ms-exchange-senderadcheck:x-microsoft-antispam: x-microsoft-antispam-message-info:x-ms-exchange-transport-forked: MIME-Version:X-MS-Exchange-CrossTenant-Network-Message-Id: X-MS-Exchange-CrossTenant-originalarrivaltime: X-MS-Exchange-CrossTenant-fromentityheader: X-MS-Exchange-CrossTenant-id:X-MS-Exchange-CrossTenant-mailboxtype: X-MS-Exchange-CrossTenant-userprincipalname: X-MS-Exchange-Transport-CrossTenantHeadersStamped:X-OriginatorOrg: Content-Language:Content-Type; b=fi07VmlVVzCY3juUVJxmFIDgZqWEcjodxE4O5xnEaw2IkMPgyzBVIFuoN6UwVlOlQ FOZrcx2m59BSSxqxVjaNwMayhSo74SKyGfS+E1RdBf9xQzFPpa9WnmjHoS+lwWh3dx E6KWNitVBa8C9zyf8yhyKs0DNYBBD5eaI9vrZe2Sc/uhPIrcVDlPXb1+GslHqcVgae DFJsD5Yqzp4nVfmBBbXBKgfKBPLLJQiqXIR8hqavd7CSI3BD26g83y1CY/uQs0hpkP LB09EA3H+5jCKofZlRG2er8Yqauhb1WBD7S/rO86p3NS+YXcU1Saev32HTKSs/tK1t EKrhmnBklVteQ== Content-Language: en-US Content-Type: multipart/alternative; boundary="_000_DM6PR12MB33240B59206799CBF30B1D24BA970DM6PR12MB3324namp_" --_000_DM6PR12MB33240B59206799CBF30B1D24BA970DM6PR12MB3324namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Patch set 2 has been submitted for review. Thanks Ashish ________________________________ From: Wu, Hao A Sent: Thursday, October 10, 2019 11:53 PM To: devel@edk2.groups.io ; Ashish Singhal ; Ni, Ray Subject: RE: [edk2-devel] [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page A= llocation Hello Ashish, I think the IOMMU feature is added for the protection of FW integrity agai= nst HW devices, which is the motivation to use IOMMU PPI for memory allocation= . The fix is easy for the DXE part since the IOMMU part has been integrated = to the implementation of the PciIo protocol. As for the XhciPei case, my thought is that a new helper function (maybe c= alled 'IoMmuAllocateAlignedBuffer') can be added in DmaMem.c file. The main diff= erece between IoMmuAllocateAlignedBuffer() and existing IoMmuAllocateBuffer() wi= ll be: 1. If IOMMU PPI exists, mIoMmu->AllocateBuffer() should be called with big= ger number of pages for alignment and mIoMmu->FreeBuffer() can be called right= after to free the unused pages. 2. If IOMMU PPI does not exist, this case will fall back to a similar fix = for the DXE case. Ideally, IoMmuFreeBuffer() can be reused to free the aligned buffer. Please help to raise if you observe any open for the above proposal, thank= s. Best Regards, Hao Wu From: devel@edk2.groups.io [mailto:devel@edk2.groups.io] On Behalf Of Ashi= sh Singhal Sent: Friday, October 11, 2019 11:30 AM To: Wu, Hao A; devel@edk2.groups.io; Ni, Ray Subject: Re: [edk2-devel] [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page A= llocation Hello Hao, What is your motivation towards using IoMMUPei for memory allocation now i= nstead of Pei Services? The fix would be simple if we just change the numbe= r of pages needed to accommodate for the alignment. The call to free the pa= ges would not do anything. If we use IoMMUPei, we may need to change function definition for allocate= to return how many pages were allocated for each call so that freeing can = be done correctly as well. This may need more refactoring of the code that = initially thought of. Thanks Ashish From: Wu, Hao A Sent: Thursday, October 10, 2019 9:00 PM To: devel@edk2.groups.io; Ashish Singhal ; Ni, Ra= y Subject: RE: [edk2-devel] [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page A= llocation Thanks Ashish, Please help to send out the fix for XhciPei in a separate patch as well. I can help to see if verification can be done on my side. Best Regards, Hao Wu From: devel@edk2.groups.io [mailto:devel@edk2= .groups.io] On Behalf Of Ashish Singhal Sent: Friday, October 11, 2019 1:51 AM To: Wu, Hao A; devel@edk2.groups.io; Ni, Ray Subject: Re: [edk2-devel] [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page A= llocation Hello Hao, I agree that for completeness we should fix the issue in both DXE as well = as PEI but on my target, we do not have any PEI phase for me to be able to = verify any change that I will be making. If you still want, I can still mak= e the change so that someone else can verify or we can have someone else fi= x PEI and push my change meanwhile to fix the issue in DXE. Thanks Ashish ________________________________ From: Wu, Hao A > Sent: Wednesday, October 9, 2019 8:09 PM To: Ashish Singhal >; devel@edk2.groups.io >; Ni, Ray > Subject: RE: [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation > -----Original Message----- > From: Ashish Singhal [mailto:ashishsingha@nvidia.com] > Sent: Thursday, October 10, 2019 9:58 AM > To: Wu, Hao A; devel@edk2.groups.io; Ni, Ra= y > Subject: RE: [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation > > Hello Hao, > > I can see that the PEI also has the same issue and take a look at that a= s well > but I have no way to verify that as we are not using it. For the change = I have > made in DXE, I have verified it with an alignment of 4K and 64K. Is it possible for you to verify the PEI case with a test PEI module that performs read operation to a USB storage device? I think this will trigger the affecting codes. In my opinion, it would be better for the fix to be complete. Best Regards, Hao Wu > > Thanks > Ashish > > -----Original Message----- > From: Wu, Hao A > > Sent: Wednesday, October 9, 2019 7:33 PM > To: Ashish Singhal >; devel@edk2.groups.io; Ni, > Ray > > Subject: RE: [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation > > > -----Original Message----- > > From: Ashish Singhal [mailto:ashishsingha@nvidia.com] > > Sent: Thursday, October 10, 2019 1:02 AM > > To: devel@edk2.groups.io; Wu, Hao A; Ni, = Ray > > Cc: Ashish Singhal > > Subject: [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation > > > > While allocating pages aligned at an alignment higher than 4K, > > allocate memory taking into consideration the padding required for > > that alignment. The calls to free pages takes care of this already. > > > > Signed-off-by: Ashish Singhal > > > --- > > MdeModulePkg/Bus/Pci/XhciDxe/UsbHcMem.c | 2 +- > > 1 file changed, 1 insertion(+), 1 deletion(-) > > > > diff --git a/MdeModulePkg/Bus/Pci/XhciDxe/UsbHcMem.c > > b/MdeModulePkg/Bus/Pci/XhciDxe/UsbHcMem.c > > index fd79988..aa69c47 100644 > > --- a/MdeModulePkg/Bus/Pci/XhciDxe/UsbHcMem.c > > +++ b/MdeModulePkg/Bus/Pci/XhciDxe/UsbHcMem.c > > @@ -656,7 +656,7 @@ UsbHcAllocateAlignedPages ( > > PciIo, > > AllocateAnyPages, > > EfiBootServicesData, > > - Pages, > > + RealPages, > > &Memory, > > 0 > > ); > > > Hello, > > The change looks good to me. > > Just a couple of things to confirm: > > 1. I think there is a similar case within the XhciPei driver Could you h= elp to > resolve it as well? > > I think for the PEI counterpart you may need to update both > UsbHcAllocateAlignedPages() and UsbHcFreeAlignedPages(), since the > IOMMU helper functions like IoMmuAllocateBuffer() and IoMmuFreeBuffer() > might not be suitable now. Instead, I think services in the IoMmu PPI ca= n be > used. > > 2. Could you help to provide the information on what test has been done = for > the proposed patch? > > Thanks in advance. > > Best Regards, > Hao Wu > > > > -- > > 2.7.4 > > ------------------------------------------------------------------------= ----------- > This email message is for the sole use of the intended recipient(s) and = may > contain > confidential information. Any unauthorized review, use, disclosure or > distribution > is prohibited. If you are not the intended recipient, please contact th= e > sender by > reply email and destroy all copies of the original message. > ------------------------------------------------------------------------= ----------- --_000_DM6PR12MB33240B59206799CBF30B1D24BA970DM6PR12MB3324namp_ Content-Type: text/html; charset="us-ascii" Content-Transfer-Encoding: quoted-printable
Patch set 2 has been submitted for review.

Thanks
Ashish

From: Wu, Hao A <hao.a.= wu@intel.com>
Sent: Thursday, October 10, 2019 11:53 PM
To: devel@edk2.groups.io <devel@edk2.groups.io>; Ashish Singh= al <ashishsingha@nvidia.com>; Ni, Ray <ray.ni@intel.com>
Subject: RE: [edk2-devel] [PATCH] MdeModulePkg/XhciDxe: Fix Aligned= Page Allocation
 

Hello Ashish,=

 

I think the IOMMU fe= ature is added for the protection of FW integrity against

HW devices, which is= the motivation to use IOMMU PPI for memory allocation.

 

The fix is easy for = the DXE part since the IOMMU part has been integrated to the

implementation of th= e PciIo protocol.

 

As for the XhciPei case, my thought is that a new hel= per function (maybe called

'IoMmuAllocateAlignedBuffer') can be added in DmaMem.c file. The main differece

between IoMmuAllocateAlignedBuffer() and existing = IoMmuAllocateBuffer() will be:

 

1. If IOMMU PPI exis= ts, mIoMmu->Alloca= teBuffer() should be called with bigger

number of pages for = alignment and mIoMmu->FreeBu= ffer() can be called right after

to free the unused p= ages.

 

2. If IOMMU PPI does= not exist, this case will fall back to a similar fix for

the DXE case.=

 

Ideally, IoMmuFreeBuffer() can be reused to free th= e aligned buffer.

Please help to raise= if you observe any open for the above proposal, thanks.

 

Best Regards,=

Hao Wu

 

From: dev= el@edk2.groups.io [mailto:devel@edk2.groups.io] On Behalf Of Ashish Singhal
Sent: Friday, October 11, 2019 11:30 AM
To: Wu, Hao A; devel@edk2.groups.io; Ni, Ray
Subject: Re: [edk2-devel] [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation

 

Hello Hao,

 

What is your motivation towards usi= ng IoMMUPei for memory allocation now instead= of Pei Services? The fix would be simple if we just change the number of p= ages needed to accommodate for the alignment. The call to free the pages wo= uld not do anything.

 

If we use IoMMUPei, we may need to change function d= efinition for allocate to return how many pages were allocated for each cal= l so that freeing can be done correctly as well. This may need more refacto= ring of the code that initially thought of.

 

Thanks

Ashish

 

From: W= u, Hao A <hao.a.wu@intel.com>
Sent: Thursday, October 10, 2019 9:00 PM
To: devel@edk2.groups.io; Ashish Singhal <ashishsingha@nvidia.co= m>; Ni, Ray <ray.ni@intel.com>
Subject: RE: [edk2-devel] [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation

 

Thanks Ashish,

 

Please help to send = out the fix for XhciPei in a separate patch as well.

I can help to see if= verification can be done on my side.

 

Best Regards,=

Hao Wu

 

From: devel@edk2.groups.io [mailto:devel@edk2.groups.io] On Behalf Of Ashish Singhal
Sent: Friday, October 11, 2019 1:51 AM
To: Wu, Hao A; devel@edk2.g= roups.io; Ni, Ray
Subject: Re: [edk2-devel] [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation

 

Hello Hao,

 

I agree that for completeness we should = fix the issue in both DXE as well as PEI but on my target, we do not have a= ny PEI phase for me to be able to verify any change that I will be making. If you still want, I can still make the change so that = someone else can verify or we can have someone else fix PEI and push my cha= nge meanwhile to fix the issue in DXE.

 

Thanks

Ashish


From: Wu, Hao A <hao.a.wu@intel.com>
Sent: Wednesday, October 9, 2019 8:09 PM
To: Ashish Singhal <a= shishsingha@nvidia.com>; devel@edk2.groups.io <devel@edk2.groups.io>; Ni, Ray &l= t;ray.ni@intel.com>
Subject: RE: [PATCH] MdeModulePkg/XhciDxe<= /span>: Fix Aligned Page Allocation

 

> -----Origin= al Message-----
> From: Ashish Singhal [mail= to:ashishsingha@nvidia.com]
> Sent: Thursday, October 10, 2019 9:58 AM
> To: Wu, Hao A; devel@edk2.gro= ups.io; Ni, Ray
> Subject: RE: [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation
>
> Hello Hao,
>
> I can see that the PEI also has the same issue and take a look at tha= t as well
> but I have no way to verify that as we are not using it. For the chan= ge I have
> made in DXE, I have verified it with an alignment of 4K and 64K.


Is it possible for you to verify the PEI case with a test PEI module that<= br> performs read operation to a USB storage device? I think this will trigger=
the affecting codes.

In my opinion, it would be better for the fix to be complete.

Best Regards,
Hao Wu


>
> Thanks
> Ashish
>
> -----Original Message-----
> From: Wu, Hao A <hao.a.wu@in= tel.com>
> Sent: Wednesday, October 9, 2019 7:33 PM
> To: Ashish Singhal <ash= ishsingha@nvidia.com>; devel@edk2.groups.io; Ni,
> Ray <ray.ni@intel.com><= br> > Subject: RE: [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation
>
> > -----Original Message-----
> > From: Ashish Singhal [mailto:ashishsingha@nvidia.com]
> > Sent: Thursday, October 10, 2019 1:02 AM
> > To: devel@edk2.groups.io= ; Wu, Hao A; Ni, Ray
> > Cc: Ashish Singhal
> > Subject: [PATCH] MdeModulePkg/XhciDxe: Fix Aligned Page Allocation
> >
> > While allocating pages aligned at an alignment higher than 4K, > > allocate memory taking into consideration the padding required f= or
> > that alignment. The calls to free pages takes care of this alrea= dy.
> >
> > Signed-off-by: Ashish Singhal <ashishsingha@nvidia.com>
> > ---
> >  MdeModulePkg/Bus/Pci/XhciDxe
/UsbHcMem.c | 2 +-
> >  1 file changed, 1 insertion(+), 1 deletion(-)
> >
> > diff --git a/MdeModulePkg/Bus/Pci
/XhciDxe/<= span class=3D"x_SpellE">UsbHcMem.c

> > b/MdeModulePkg/Bus/Pci/XhciDxe/UsbHcMem.c > > index fd79988..aa69c47 100644
> > --- a/MdeModulePkg/Bus/Pci/XhciDxe
/UsbHcMem.c
> > +++ b/MdeModulePkg/Bus/Pci<= /span>/XhciDxe/Usb= HcMem.c
> > @@ -656,7 +656,7 @@ UsbHcAllocateAl= ignedPages (
> >           = ;             <= span class=3D"x_SpellE">PciIo
,
> >           = ;             <= span class=3D"x_SpellE">AllocateAnyPages
,
> >           = ;             <= span class=3D"x_SpellE">EfiBootServicesData
,
> > -          &nb= sp;           Pages,
> > +          = ;            RealPages,
> >           = ;             &= amp;Memory,
> >           = ;             0=
> >           = ;             )= ;
>
>
> Hello,
>
> The change looks good to me.
>
> Just a couple of things to confirm:
>
> 1. I think there is a similar case within the XhciPei driver Could you help to
> resolve it as well?
>
> I think for the PEI counterpart you may need to update both
> UsbHcAllocateAlignedPages() and UsbHcFreeAlignedPages(), since the
> IOMMU helper functions like IoMmuAllocateBuf= fer() and IoMmuFreeBuffer()
> might not be suitable now. Instead, I think services in the IoMmu PPI can be
> used.
>
> 2. Could you help to provide the information on what test has been do= ne for
> the proposed patch?
>
> Thanks in advance.
>
> Best Regards,
> Hao Wu
>
>
> > --
> > 2.7.4
>
> ---------------------------------------------------------------------= --------------
> This email message is for the sole use of the intended recipient(s) a= nd may
> contain
> confidential information.  Any unauthorized review, use, disclos= ure or
> distribution
> is prohibited.  If you are not the intended recipient, please co= ntact the
> sender by
> reply email and destroy all copies of the original message.
> ---------------------------------------------------------------------= --------------

--_000_DM6PR12MB33240B59206799CBF30B1D24BA970DM6PR12MB3324namp_--