public inbox for devel@edk2.groups.io
 help / color / mirror / Atom feed
From: "Yao, Jiewen" <jiewen.yao@intel.com>
To: "Ni, Ruiyu" <ruiyu.ni@intel.com>
Cc: "edk2-devel@lists.01.org" <edk2-devel@lists.01.org>,
	"Dong, Eric" <eric.dong@intel.com>
Subject: Re: [PATCH v2] UefiCpuPkg/SmmCpu: Block access-out only when static paging is used
Date: Wed, 7 Nov 2018 09:13:00 +0000	[thread overview]
Message-ID: <E31CF747-5CEE-4A9C-AB1A-AAFF5E88DCE5@intel.com> (raw)
In-Reply-To: <20181107085907.158392-1-ruiyu.ni@intel.com>

reviewed-by: jiewen.yao@intel.com

thank you!
Yao, Jiewen


> 在 2018年11月7日,下午4:58,Ni, Ruiyu <ruiyu.ni@intel.com> 写道:
> 
> From: Jiewen Yao <jiewen.yao@intel.com>
> 
> When static paging is disabled, page table for below 4GB is created
> and page table for above 4GB is created dynamically in page fault
> handler.
> 
> Today's implementation only allow SMM access-out to below types of
> memory address no matter static paging is enabled or not:
> 1. Reserved, run time and ACPI NVS type
> 2. MMIO
> 
> But certain platform feature like RAS may need to access other types
> of memory from SMM. Today's code blocks these platforms.
> This patch simplifies the policy to only block when static paging
> is used so that the static paging can be disabled in these platforms
> to meet their SMM access-out need.
> 
> Setting PcdCpuSmmStaticPageTable to FALSE can disable the static
> paging.
> 
> Contributed-under: TianoCore Contribution Agreement 1.1
> Signed-off-by: Jiewen Yao <jiewen.yao@intel.com>
> Signed-off-by: Ruiyu Ni <ruiyu.ni@intel.com>
> Cc: Eric Dong <eric.dong@intel.com>
> Cc: Jiewen Yao <jiewen.yao@intel.com>
> Acked-by: Laszlo Ersek <lersek@redhat.com>
> ---
> UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
> 
> diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c b/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
> index 5bb7d57238..117502dafa 100644
> --- a/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
> +++ b/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
> @@ -1,7 +1,7 @@
> /** @file
> Page Fault (#PF) handler for X64 processors
> 
> -Copyright (c) 2009 - 2017, Intel Corporation. All rights reserved.<BR>
> +Copyright (c) 2009 - 2018, Intel Corporation. All rights reserved.<BR>
> Copyright (c) 2017, AMD Incorporated. All rights reserved.<BR>
> 
> This program and the accompanying materials
> @@ -890,7 +890,7 @@ SmiPFHandler (
>       CpuDeadLoop ();
>     }
> 
> -    if (IsSmmCommBufferForbiddenAddress (PFAddress)) {
> +    if (mCpuSmmStaticPageTable && IsSmmCommBufferForbiddenAddress (PFAddress)) {
>       DumpCpuContext (InterruptType, SystemContext);
>       DEBUG ((DEBUG_ERROR, "Access SMM communication forbidden address (0x%lx)!\n", PFAddress));
>       DEBUG_CODE (
> -- 
> 2.16.1.windows.1
> 


  reply	other threads:[~2018-11-07  9:13 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-11-07  8:59 [PATCH v2] UefiCpuPkg/SmmCpu: Block access-out only when static paging is used Ruiyu Ni
2018-11-07  9:13 ` Yao, Jiewen [this message]
2018-11-07 14:46 ` Laszlo Ersek
2018-11-07 14:58   ` Ni, Ruiyu

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-list from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=E31CF747-5CEE-4A9C-AB1A-AAFF5E88DCE5@intel.com \
    --to=devel@edk2.groups.io \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox