public inbox for devel@edk2.groups.io
 help / color / mirror / Atom feed
From: "Kinney, Michael D" <michael.d.kinney@intel.com>
To: "Fan, Jeff" <jeff.fan@intel.com>,
	"edk2-devel@lists.01.org" <edk2-devel@lists.01.org>,
	"Kinney, Michael D" <michael.d.kinney@intel.com>
Cc: Andrew Fish <afish@apple.com>
Subject: Re: [Patch] UefiCpuPkg/MpInitLib: Fix X64 XCODE5/NASM compatibility issues
Date: Mon, 22 May 2017 15:13:26 +0000	[thread overview]
Message-ID: <E92EE9817A31E24EB0585FDF735412F57D1766AC@ORSMSX113.amr.corp.intel.com> (raw)
In-Reply-To: <542CF652F8836A4AB8DBFAAD40ED192A4C5E7059@shsmsx102.ccr.corp.intel.com>

Jeff,

I agree.  I thought of a 2nd method to pass the address through the 
structure that is shared between the C and assembly code.  I will
work on a 2nd version of the patch that is both XIP and PIE compatible.

Mike

> -----Original Message-----
> From: Fan, Jeff
> Sent: Sunday, May 21, 2017 8:10 PM
> To: Kinney, Michael D <michael.d.kinney@intel.com>; edk2-devel@lists.01.org
> Cc: Andrew Fish <afish@apple.com>
> Subject: RE: [Patch] UefiCpuPkg/MpInitLib: Fix X64 XCODE5/NASM compatibility issues
> 
> Mike,
> 
> This piece of code will be shared for CPU PEI/DXE MP driver. If PEI is 64bit, this
> piece of code maybe located on FLASH.
> 
> We cannot change the value in InitialzeFloatingPointUnitsAddress if the code located
> on FALSH in AsmGetAddressMap().
> 
> We need to update the InitialzeFloatingPointUnitsAddress after this piece of code
> copied into AP reset vector in memory
> in BackupAndPrepareWakeupBuffer().
> 
> Thanks!
> Jeff
> 
> -----Original Message-----
> From: Kinney, Michael D
> Sent: Monday, May 22, 2017 3:05 AM
> To: edk2-devel@lists.01.org
> Cc: Andrew Fish; Fan, Jeff; Kinney, Michael D
> Subject: [Patch] UefiCpuPkg/MpInitLib: Fix X64 XCODE5/NASM compatibility issues
> 
> https://bugzilla.tianocore.org/show_bug.cgi?id=565
> 
> Fix NASM compatibility issues with XCODE5 tool chain.
> The XCODE5 tool chain for X64 builds using PIE (Position Independent Executable).  For
> most assembly sources using PIE mode does not cause any issues.
> 
> However, if assembly code is copied to a different address (such as AP startup code in
> the MpInitLib), then the
> X64 assembly source must be implemented to be compatible with PIE mode that uses RIP
> relative addressing.
> 
> The specific changes in this patch are:
> 
> * Use LEA instruction instead of MOV instruction to lookup
>   the addresses of functions.
> 
> * The assembly function RendezvousFunnelProc() is copied
>   below 1MB so it can be executed as part of the MpInitLib
>   AP startup sequence.  RendezvousFunnelProc() calls the
>   external function InitializeFloatingPointUnits().  The
>   absolute address of InitializeFloatingPointUnits() must
>   resolved and saved to a data element that is part of
>   RendezvousFunnelProc()  before RendezvousFunnelProc() is
>   copied below 1MB.  This work is done in AsmGetAddressMap().
> 
> Cc: Andrew Fish <afish@apple.com>
> Cc: Jeff Fan <jeff.fan@intel.com>
> Contributed-under: TianoCore Contribution Agreement 1.0
> Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com>
> ---
>  UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm | 20 ++++++++++++++++----
>  1 file changed, 16 insertions(+), 4 deletions(-)
> 
> diff --git a/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm
> b/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm
> index fa54d01..c943a09 100644
> --- a/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm
> +++ b/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm
> @@ -1,5 +1,5 @@
>  ;------------------------------------------------------------------------------ ; -;
> Copyright (c) 2015 - 2016, Intel Corporation. All rights reserved.<BR>
> +; Copyright (c) 2015 - 2017, Intel Corporation. All rights
> +reserved.<BR>
>  ; This program and the accompanying materials  ; are licensed and made available
> under the terms and conditions of the BSD License  ; which accompanies this
> distribution.  The full text of the license may be found at @@ -201,7 +201,8 @@
> CProcedureInvoke:
>      push       rbp
>      mov        rbp, rsp
> 
> -    mov        rax, ASM_PFX(InitializeFloatingPointUnits)
> +    lea        rax, [InitialzeFloatingPointUnitsAddress]
> +    mov        rax, qword [rax]
>      sub        rsp, 20h
>      call       rax               ; Call assembly function to initialize FPU per UEFI
> spec
>      add        rsp, 20h
> @@ -219,6 +220,10 @@ CProcedureInvoke:
>      add        rsp, 20h
>      jmp        $                 ; Should never reach here
> 
> +InitialzeFloatingPointUnitsAddress:
> +    DQ 0                         ; Provide storage for absolute adddress of
> +                                 ; the InitializeFloatingPointUnits()
> +function
> +
>  RendezvousFunnelProcEnd:
> 
>  ;------------------------------------------------------------------------------------
> -
> @@ -282,11 +287,18 @@ AsmRelocateApLoopEnd:
>  ;------------------------------------------------------------------------------------
> -
>  global ASM_PFX(AsmGetAddressMap)
>  ASM_PFX(AsmGetAddressMap):
> -    mov        rax, ASM_PFX(RendezvousFunnelProc)
> +    ; Save absolute address of InitializeFloatingPointUnits() in data element
> +    ; within the RendezvousFunnelProc template.  This provides the address of
> +    ; the InitializeFloatingPointUnits() function to the RendezvousFunnelProc
> +    ; after it has been copied below 1MB
> +    lea        rax, [ASM_PFX(InitializeFloatingPointUnits)]
> +    mov        qword [InitialzeFloatingPointUnitsAddress], rax
> +
> +    lea        rax, [ASM_PFX(RendezvousFunnelProc)]
>      mov        qword [rcx], rax
>      mov        qword [rcx +  8h], LongModeStart - RendezvousFunnelProcStart
>      mov        qword [rcx + 10h], RendezvousFunnelProcEnd - RendezvousFunnelProcStart
> -    mov        rax, ASM_PFX(AsmRelocateApLoop)
> +    lea        rax, [ASM_PFX(AsmRelocateApLoop)]
>      mov        qword [rcx + 18h], rax
>      mov        qword [rcx + 20h], AsmRelocateApLoopEnd - AsmRelocateApLoopStart
>      ret
> --
> 2.6.3.windows.1



      reply	other threads:[~2017-05-22 15:13 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-05-21 19:04 [Patch] UefiCpuPkg/MpInitLib: Fix X64 XCODE5/NASM compatibility issues Michael Kinney
2017-05-22  3:10 ` Fan, Jeff
2017-05-22 15:13   ` Kinney, Michael D [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-list from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=E92EE9817A31E24EB0585FDF735412F57D1766AC@ORSMSX113.amr.corp.intel.com \
    --to=devel@edk2.groups.io \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox