public inbox for devel@edk2.groups.io
 help / color / mirror / Atom feed
From: "Loh, Tien Hock" <tien.hock.loh@intel.com>
To: "Kinney, Michael D" <michael.d.kinney@intel.com>,
	Leif Lindholm <leif.lindholm@linaro.org>
Cc: "devel@edk2.groups.io" <devel@edk2.groups.io>,
	"thloh85@gmail.com" <thloh85@gmail.com>,
	Ard Biesheuvel <ard.biesheuvel@linaro.org>
Subject: Re: [PATCH v6 1/1] Platform: Intel: Add Stratix 10 platform support
Date: Fri, 9 Aug 2019 02:17:42 +0000	[thread overview]
Message-ID: <EF88013823EA1B42AC7142BA7DA05E0634CD0351@PGSMSX110.gar.corp.intel.com> (raw)
In-Reply-To: <E92EE9817A31E24EB0585FDF735412F5B9D85CC8@ORSMSX113.amr.corp.intel.com>

> -----Original Message-----
> From: Kinney, Michael D
> Sent: Friday, August 9, 2019 3:50 AM
> To: Leif Lindholm <leif.lindholm@linaro.org>; Loh, Tien Hock
> <tien.hock.loh@intel.com>; Kinney, Michael D
> <michael.d.kinney@intel.com>
> Cc: devel@edk2.groups.io; thloh85@gmail.com; Ard Biesheuvel
> <ard.biesheuvel@linaro.org>
> Subject: RE: [PATCH v6 1/1] Platform: Intel: Add Stratix 10 platform support
> 
> Tien Hock,
> 
> I have a few comments:
> 
> 1) Recommend change name of directory
> 
>     Platform/Intel/Startix10 -> Platform/Intel/Startix10SocPkg.
OK will do that.

> 
> 2) S10ClockManager.c is missing file header with license and copyright
> 3) S10ClockManager.h is missing file header with license and copyright
Yeah, I'll submit a fix to that

> 4) PlatformHookLib.inf uses '..' to access sources in a different directory.
>    '..' should never be used in an INF.  This INF also lists many
>    PCDs that are not used by PlatformHookLib.c
OK I'll remove the dependencies. 

> 5) PlatformHookLib.c also uses '..' in an include that should not
>    be used.
> 6) Can the following files be updated to a BSD+Patent license and
>    use an SPDX identifier?
> 
>      IntelPlatformDxe.inf
>      IntelPlatformDxe.c
> 
>      IntelPlatformLib.inf
>      Stratix10PlatformLib.c
>      Startix10Mmu.c
>      ArmPlatformHelper.S
> 
OK. Noted, I missed changing these license headers. 

> If S10ClockManager is only used by the PlatformHookLib, then I
> recommend you move the S10ClockManager sources into the
> PlatformHookLib
> directory or a subdirectory below PlatformHookLib.
> 
The S10ClockManager is also being used by Drivers/IntelPlatformDxe/IntelPlatformDxe.c, so I'm wondering what's the best approach to this?

> Thanks,
> 
> Mike
> 
> 
> > -----Original Message-----
> > From: Leif Lindholm [mailto:leif.lindholm@linaro.org]
> > Sent: Monday, August 5, 2019 2:26 AM
> > To: Loh, Tien Hock <tien.hock.loh@intel.com>; Kinney,
> > Michael D <michael.d.kinney@intel.com>
> > Cc: devel@edk2.groups.io; thloh85@gmail.com; Ard
> > Biesheuvel <ard.biesheuvel@linaro.org>
> > Subject: Re: [PATCH v6 1/1] Platform: Intel: Add
> > Stratix 10 platform support
> >
> > Hi Tien Hock,
> >
> > I have already given my reviewed-by to v5 of this
> > patch.
> > So can you please resubmit the changes since then as a
> > separate patch?
> >
> > But I am still waiting for a response from Mike to
> > https://edk2.groups.io/g/devel/message/44042
> > before I am able to push the platform support.
> >
> > Best Regards,
> >
> > Leif
> >
> > On Mon, Aug 05, 2019 at 03:34:14AM +0000, Loh, Tien
> > Hock wrote:
> > > Hi Leif, Ard, Micheal,
> > >
> > > Any comments on this patch?
> > >
> > > Thanks
> > > Tien Hock
> > >
> > > > -----Original Message-----
> > > > From: Loh, Tien Hock
> > > > Sent: Thursday, August 1, 2019 6:32 PM
> > > > To: devel@edk2.groups.io; thloh85@gmail.com
> > > > Cc: Loh, Tien Hock <tien.hock.loh@intel.com>; Ard
> > Biesheuvel
> > > > <ard.biesheuvel@linaro.org>; Leif Lindholm
> > <leif.lindholm@linaro.org>;
> > > > Kinney, Michael D <michael.d.kinney@intel.com>
> > > > Subject: [PATCH v6 1/1] Platform: Intel: Add
> > Stratix 10 platform support
> > > >
> > > > From: "Tien Hock, Loh" <tien.hock.loh@intel.com>
> > > >
> > > > Adds support for Intel Stratix 10 Platform.
> > > >
> > > > Signed-off-by: "Tien Hock, Loh"
> > <tien.hock.loh@intel.com>
> > > > Contributed-under: TianoCore Contribution Agreement
> > 1.1
> > > > Cc: Ard Biesheuvel <ard.biesheuvel@linaro.org>
> > > > Cc: Leif Lindholm <leif.lindholm@linaro.org>
> > > > Cc: Michael D Kinney <michael.d.kinney@intel.com>
> > > >
> > > > ---
> > > > v5:
> > > > Remove hardcoded UART clock
> > > > ---
> > > >
> > Platform/Intel/Stratix10/Drivers/IntelPlatformDxe/Intel
> > PlatformDxe.c          |
> > > > 44 ++
> > > >
> > Platform/Intel/Stratix10/Drivers/IntelPlatformDxe/Intel
> > PlatformDxe.inf        |
> > > > 48 ++
> > > >
> > > >
> > Platform/Intel/Stratix10/Library/IntelPlatformLib/AArch
> > 64/ArmPlatformHelp
> > > > er.S |  51 ++
> > > >
> > Platform/Intel/Stratix10/Library/IntelPlatformLib/Intel
> > PlatformLib.inf        |
> > > > 54 +++
> > > >
> > Platform/Intel/Stratix10/Library/IntelPlatformLib/Strat
> > ix10Mmu.c              |
> > > > 155 ++++++
> > > >
> > Platform/Intel/Stratix10/Library/IntelPlatformLib/Strat
> > ix10PlatformLib.c      |
> > > > 153 ++++++
> > > >
> > Platform/Intel/Stratix10/Library/PlatformHookLib/Platfo
> > rmHookLib.c            |
> > > > 43 ++
> > > >
> > Platform/Intel/Stratix10/Library/PlatformHookLib/Platfo
> > rmHookLib.inf
> > > > |  40 ++
> > > >
> > Platform/Intel/Stratix10/Library/S10ClockManager/S10Clo
> > ckManager.c
> > > > | 121 +++++
> > > >
> > Platform/Intel/Stratix10/Library/S10ClockManager/S10Clo
> > ckManager.h
> > > > |  40 ++
> > > >  Platform/Intel/Stratix10/Readme.md
> > |  61 +++
> > > >  Platform/Intel/Stratix10/Stratix10SoCPkg.dec
> > |  22 +
> > > >  Platform/Intel/Stratix10/Stratix10SoCPkg.dsc
> > | 501
> > > > ++++++++++++++++++++
> > > >  Platform/Intel/Stratix10/Stratix10SoCPkg.fdf
> > | 253
> > > > ++++++++++
> > > >  Readme.md
> > |   3 +
> > > >  15 files changed, 1589 insertions(+)
> > > >
> > > > diff --git
> > > >
> > a/Platform/Intel/Stratix10/Drivers/IntelPlatformDxe/Int
> > elPlatformDxe.c
> > > >
> > b/Platform/Intel/Stratix10/Drivers/IntelPlatformDxe/Int
> > elPlatformDxe.c
> > > > new file mode 100644
> > > > index 000000000000..a801f12bb59e
> > > > --- /dev/null
> > > > +++
> > b/Platform/Intel/Stratix10/Drivers/IntelPlatformDxe/Int
> > elPlatformDxe.c
> > > > @@ -0,0 +1,44 @@
> > > > +/** @file
> > > > +*
> > > > +*  Copyright (c) 2019, Intel All rights reserved.
> > > > +*
> > > > +*  This program and the accompanying materials
> > > > +*  are licensed and made available under the terms
> > and conditions of the
> > > > BSD License
> > > > +*  which accompanies this distribution.  The full
> > text of the license may be
> > > > found at
> > > > +*  http://opensource.org/licenses/bsd-license.php
> > > > +*
> > > > +*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD
> > LICENSE ON AN "AS IS"
> > > > BASIS,
> > > > +*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY
> > KIND, EITHER
> > > > EXPRESS OR IMPLIED.
> > > > +*
> > > > +**/
> > > > +
> > > > +
> > > > +#include <Uefi.h>
> > > > +#include <Guid/GlobalVariable.h>
> > > > +#include <Library/ArmLib.h>
> > > > +#include <Library/BaseLib.h>
> > > > +#include <Library/BaseMemoryLib.h>
> > > > +#include <Library/DebugLib.h>
> > > > +#include <Library/DevicePathLib.h>
> > > > +#include <Library/DxeServicesTableLib.h>
> > > > +#include <Library/IoLib.h>
> > > > +#include <Library/MemoryAllocationLib.h>
> > > > +#include <Library/PrintLib.h>
> > > > +#include <Library/UefiBootServicesTableLib.h>
> > > > +#include <Library/UefiLib.h>
> > > > +#include <Library/UefiRuntimeServicesTableLib.h>
> > > > +#include <Protocol/DevicePathFromText.h>
> > > > +
> > > > +#include
> > "../../Library/S10ClockManager/S10ClockManager.h"
> > > > +EFI_STATUS
> > > > +EFIAPI
> > > > +IntelPlatformDxeEntryPoint (
> > > > +  IN EFI_HANDLE         ImageHandle,
> > > > +  IN EFI_SYSTEM_TABLE   *SystemTable
> > > > +  )
> > > > +{
> > > > +  EFI_STATUS            Status = 0;
> > > > +
> > > > +  return Status;
> > > > +}
> > > > +
> > > > diff --git
> > > >
> > a/Platform/Intel/Stratix10/Drivers/IntelPlatformDxe/Int
> > elPlatformDxe.inf
> > > >
> > b/Platform/Intel/Stratix10/Drivers/IntelPlatformDxe/Int
> > elPlatformDxe.inf
> > > > new file mode 100644
> > > > index 000000000000..64b398969f1e
> > > > --- /dev/null
> > > > +++
> > > >
> > b/Platform/Intel/Stratix10/Drivers/IntelPlatformDxe/Int
> > elPlatformDxe.inf
> > > > @@ -0,0 +1,48 @@
> > > > +#/** @file
> > > > +#
> > > > +#  Copyright (c) 2019, Intel All rights reserved.
> > > > +#
> > > > +#  This program and the accompanying materials
> > > > +#  are licensed and made available under the terms
> > and conditions of the
> > > > BSD License
> > > > +#  which accompanies this distribution.  The full
> > text of the license may be
> > > > found at
> > > > +#  http://opensource.org/licenses/bsd-license.php
> > > > +#
> > > > +#  THE PROGRAM IS DISTRIBUTED UNDER THE BSD
> > LICENSE ON AN "AS IS"
> > > > BASIS,
> > > > +#  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY
> > KIND, EITHER
> > > > EXPRESS OR IMPLIED.
> > > > +#
> > > > +#
> > > > +#**/
> > > > +
> > > > +[Defines]
> > > > +  INF_VERSION                    = 0x0001001B
> > > > +  BASE_NAME                      =
> > IntelPlatformDxe
> > > > +  FILE_GUID                      = AB87E291-1689-
> > 4c7b-B613-FB54A0E38CEA
> > > > +  MODULE_TYPE                    = DXE_DRIVER
> > > > +  VERSION_STRING                 = 1.0
> > > > +  ENTRY_POINT                    =
> > IntelPlatformDxeEntryPoint
> > > > +
> > > > +[Sources.common]
> > > > +  IntelPlatformDxe.c
> > > > +
> > > > +[Packages]
> > > > +  ArmPkg/ArmPkg.dec
> > > > +  ArmPlatformPkg/ArmPlatformPkg.dec
> > > > +  EmbeddedPkg/EmbeddedPkg.dec
> > > > +  MdePkg/MdePkg.dec
> > > > +
> > > > +[LibraryClasses]
> > > > +  ArmLib
> > > > +  BaseMemoryLib
> > > > +  DebugLib
> > > > +  DxeServicesTableLib
> > > > +  PcdLib
> > > > +  PrintLib
> > > > +  SerialPortLib
> > > > +  UefiBootServicesTableLib
> > > > +  UefiRuntimeServicesTableLib
> > > > +  UefiLib
> > > > +  UefiDriverEntryPoint
> > > > +
> > > > +[Depex]
> > > > +  # We depend on these protocols to create the
> > default boot entries
> > > > +  gEfiVariableArchProtocolGuid AND
> > gEfiVariableWriteArchProtocolGuid
> > > > diff --git
> > > >
> > a/Platform/Intel/Stratix10/Library/IntelPlatformLib/AAr
> > ch64/ArmPlatformHe
> > > > lper.S
> > > >
> > b/Platform/Intel/Stratix10/Library/IntelPlatformLib/AAr
> > ch64/ArmPlatformHe
> > > > lper.S
> > > > new file mode 100644
> > > > index 000000000000..2f4cf95cbf13
> > > > --- /dev/null
> > > > +++
> > > >
> > b/Platform/Intel/Stratix10/Library/IntelPlatformLib/AAr
> > ch64/ArmPlatformHe
> > > > lper.S
> > > > @@ -0,0 +1,51 @@
> > > > +//
> > > > +//  Copyright (c) 2012-2013, ARM Limited. All
> > rights reserved.
> > > > +//
> > > > +//  This program and the accompanying materials
> > > > +//  are licensed and made available under the
> > terms and conditions of the
> > > > BSD License
> > > > +//  which accompanies this distribution.  The full
> > text of the license may be
> > > > found at
> > > > +//  http://opensource.org/licenses/bsd-license.php
> > > > +//
> > > > +//  THE PROGRAM IS DISTRIBUTED UNDER THE BSD
> > LICENSE ON AN "AS IS"
> > > > BASIS,
> > > > +//  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY
> > KIND, EITHER
> > > > EXPRESS OR IMPLIED.
> > > > +//
> > > > +//
> > > > +
> > > > +#include <AsmMacroIoLibV8.h>
> > > > +#include <Library/ArmLib.h>
> > > > +
> > > > +ASM_FUNC(ArmPlatformPeiBootAction)
> > > > +  ret
> > > > +
> > > > +//UINTN
> > > > +//ArmPlatformGetCorePosition (
> > > > +//  IN UINTN MpId
> > > > +//  );
> > > > +// With this function: CorePos = (ClusterId * 4) +
> > CoreId
> > > > +ASM_FUNC(ArmPlatformGetCorePosition)
> > > > +  and   x1, x0, #ARM_CORE_MASK
> > > > +  and   x0, x0, #ARM_CLUSTER_MASK
> > > > +  add   x0, x1, x0, LSR #6
> > > > +  ret
> > > > +
> > > > +//UINTN
> > > > +//ArmPlatformGetPrimaryCoreMpId (
> > > > +//  VOID
> > > > +//  );
> > > > +ASM_FUNC(ArmPlatformGetPrimaryCoreMpId)
> > > > +  MOV32  (w0, FixedPcdGet32 (PcdArmPrimaryCore))
> > > > +  ret
> > > > +
> > > > +//UINTN
> > > > +//ArmPlatformIsPrimaryCore (
> > > > +//  IN UINTN MpId
> > > > +//  );
> > > > +ASM_FUNC(ArmPlatformIsPrimaryCore)
> > > > +  MOV32  (w1, FixedPcdGet32
> > (PcdArmPrimaryCoreMask))
> > > > +  and   x0, x0, x1
> > > > +  MOV32  (w1, FixedPcdGet32 (PcdArmPrimaryCore))
> > > > +  cmp   w0, w1
> > > > +  mov   x0, #1
> > > > +  mov   x1, #0
> > > > +  csel  x0, x0, x1, eq
> > > > +  ret
> > > > diff --git
> > > >
> > a/Platform/Intel/Stratix10/Library/IntelPlatformLib/Int
> > elPlatformLib.inf
> > > >
> > b/Platform/Intel/Stratix10/Library/IntelPlatformLib/Int
> > elPlatformLib.inf
> > > > new file mode 100644
> > > > index 000000000000..7693a8604bd9
> > > > --- /dev/null
> > > > +++
> > b/Platform/Intel/Stratix10/Library/IntelPlatformLib/Int
> > elPlatformLib.inf
> > > > @@ -0,0 +1,54 @@
> > > > +/** @file
> > > > +*
> > > > +*  Stratix 10 Platform Library
> > > > +*
> > > > +*  Copyright (c) 2019, Intel Corporations All
> > rights reserved.
> > > > +*
> > > > +*  This program and the accompanying materials
> > > > +*  are licensed and made available under the terms
> > and conditions of the
> > > > BSD License
> > > > +*  which accompanies this distribution.  The full
> > text of the license may be
> > > > found at
> > > > +*  http://opensource.org/licenses/bsd-license.php
> > > > +*
> > > > +*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD
> > LICENSE ON AN "AS IS"
> > > > BASIS,
> > > > +*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY
> > KIND, EITHER
> > > > EXPRESS OR IMPLIED.
> > > > +*
> > > > +**/
> > > > +
> > > > +[Defines]
> > > > +  INF_VERSION                    = 0x0001001B
> > > > +  BASE_NAME                      =
> > Stratix10PlatformLib
> > > > +  FILE_GUID                      = 99E236C7-D5FD-
> > 42A0-B520-60C85C4870B8
> > > > +  MODULE_TYPE                    = BASE
> > > > +  VERSION_STRING                 = 1.0
> > > > +  LIBRARY_CLASS                  = ArmPlatformLib
> > > > +
> > > > +[Packages]
> > > > +  ArmPlatformPkg/ArmPlatformPkg.dec
> > > > +  ArmPkg/ArmPkg.dec
> > > > +  MdeModulePkg/MdeModulePkg.dec
> > > > +  MdePkg/MdePkg.dec
> > > > +  Platform/Intel/Stratix10/Stratix10SoCPkg.dec
> > > > +
> > > > +[LibraryClasses]
> > > > +  ArmLib
> > > > +  ArmMmuLib
> > > > +  DebugLib
> > > > +  PlatformHookLib
> > > > +  IoLib
> > > > +  PcdLib
> > > > +
> > > > +[Sources.common]
> > > > +  Stratix10PlatformLib.c
> > > > +  Stratix10Mmu.c
> > > > +  ../S10ClockManager/S10ClockManager.c
> > > > +
> > > > +[Sources.AArch64]
> > > > +  AArch64/ArmPlatformHelper.S
> > > > +
> > > > +[FixedPcd]
> > > > +  gArmTokenSpaceGuid.PcdArmPrimaryCoreMask
> > > > +  gArmTokenSpaceGuid.PcdArmPrimaryCore
> > > > +
> > > > +[Pcd]
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialClockRate
> > ## PRODUCES
> > > > +
> > > > diff --git
> > a/Platform/Intel/Stratix10/Library/IntelPlatformLib/Str
> > atix10Mmu.c
> > > >
> > b/Platform/Intel/Stratix10/Library/IntelPlatformLib/Str
> > atix10Mmu.c
> > > > new file mode 100644
> > > > index 000000000000..892387bf5d07
> > > > --- /dev/null
> > > > +++
> > b/Platform/Intel/Stratix10/Library/IntelPlatformLib/Str
> > atix10Mmu.c
> > > > @@ -0,0 +1,155 @@
> > > > +/** @file
> > > > +*
> > > > +*  Stratix 10 Mmu configuration
> > > > +*
> > > > +*  Copyright (c) 2019, Intel Corporations All
> > rights reserved.
> > > > +*
> > > > +*  This program and the accompanying materials
> > > > +*  are licensed and made available under the terms
> > and conditions of the
> > > > BSD License
> > > > +*  which accompanies this distribution.  The full
> > text of the license may be
> > > > found at
> > > > +*  http://opensource.org/licenses/bsd-license.php
> > > > +*
> > > > +*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD
> > LICENSE ON AN "AS IS"
> > > > BASIS,
> > > > +*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY
> > KIND, EITHER
> > > > EXPRESS OR IMPLIED.
> > > > +*
> > > > +**/
> > > > +
> > > > +#include <Library/ArmLib.h>
> > > > +#include <Library/ArmMmuLib.h>
> > > > +#include <Library/ArmPlatformLib.h>
> > > > +#include <Library/BaseMemoryLib.h>
> > > > +#include <Library/DebugLib.h>
> > > > +#include <Library/IoLib.h>
> > > > +#include <Library/MemoryAllocationLib.h>
> > > > +#include <Library/PcdLib.h>
> > > > +#include <Library/TimerLib.h>
> > > > +
> > > > +// The total number of descriptors, including the
> > final "end-of-table"
> > > > descriptor.
> > > > +#define MAX_VIRTUAL_MEMORY_MAP_DESCRIPTORS 16
> > > > +ARM_MEMORY_REGION_DESCRIPTOR
> > > >
> > gVirtualMemoryTable[MAX_VIRTUAL_MEMORY_MAP_DESCRIPTORS]
> > ;
> > > > +
> > > > +// DDR attributes
> > > > +#define DDR_ATTRIBUTES_CACHED
> > > > ARM_MEMORY_REGION_ATTRIBUTE_WRITE_BACK
> > > > +#define DDR_ATTRIBUTES_UNCACHED
> > > > ARM_MEMORY_REGION_ATTRIBUTE_UNCACHED_UNBUFFERED
> > > > +
> > > > +#define DRAM_BASE                0x0
> > > > +#define DRAM_SIZE                0x40000000
> > > > +
> > > > +#define FPGA_SLAVES_BASE         0x80000000
> > > > +#define FPGA_SLAVES_SIZE         0x60000000
> > > > +
> > > > +#define PERIPHERAL_BASE          0xF7000000
> > > > +#define PERIPHERAL_SIZE          0x08E00000
> > > > +
> > > > +#define OCRAM_BASE               0xFFE00000
> > > > +#define OCRAM_SIZE               0x00100000
> > > > +
> > > > +#define GIC_BASE                 0xFFFC0000
> > > > +#define GIC_SIZE                 0x00008000
> > > > +
> > > > +#define MEM64_BASE               0x0100000000
> > > > +#define MEM64_SIZE               0x1F00000000
> > > > +
> > > > +#define DEVICE64_BASE            0x2000000000
> > > > +#define DEVICE64_SIZE            0x0100000000
> > > > +/**
> > > > +  Return the Virtual Memory Map of your platform
> > > > +
> > > > +  This Virtual Memory Map is used to initialize
> > the MMU for DXE Phase.
> > > > +
> > > > +  @param[out]   VirtualMemoryMap    Array of
> > > > ARM_MEMORY_REGION_DESCRIPTOR describing a Physical-
> > to-
> > > > +                                    Virtual Memory
> > mapping. This array must be ended by
> > > > a zero-filled
> > > > +                                    entry
> > > > +
> > > > +**/
> > > > +VOID
> > > > +EFIAPI
> > > > +ArmPlatformGetVirtualMemoryMap (
> > > > +  IN ARM_MEMORY_REGION_DESCRIPTOR**
> > VirtualMemoryMap
> > > > +  )
> > > > +{
> > > > +  ARM_MEMORY_REGION_DESCRIPTOR
> > *VirtualMemoryTable;
> > > > +  ARM_MEMORY_REGION_ATTRIBUTES  CacheAttributes;
> > > > +  UINTN                         Index = 0;
> > > > +
> > > > +  VirtualMemoryTable = &gVirtualMemoryTable[0];
> > > > +
> > > > +  CacheAttributes = DDR_ATTRIBUTES_CACHED;
> > > > +
> > > > +  // Start create the Virtual Memory Map table
> > > > +  // Our goal is to a simple 1:1 mapping where
> > virtual==physical address
> > > > +
> > > > +  // DDR SDRAM
> > > > +  VirtualMemoryTable[Index].PhysicalBase =
> > DRAM_BASE;
> > > > +  VirtualMemoryTable[Index].VirtualBase  =
> > > > VirtualMemoryTable[Index].PhysicalBase;
> > > > +  VirtualMemoryTable[Index].Length       =
> > DRAM_SIZE;
> > > > +  VirtualMemoryTable[Index++].Attributes =
> > CacheAttributes;
> > > > +
> > > > +  // FPGA
> > > > +  VirtualMemoryTable[Index].PhysicalBase =
> > FPGA_SLAVES_BASE;
> > > > +  VirtualMemoryTable[Index].VirtualBase  =
> > > > VirtualMemoryTable[Index].PhysicalBase;
> > > > +  VirtualMemoryTable[Index].Length       =
> > FPGA_SLAVES_SIZE;
> > > > +  VirtualMemoryTable[Index++].Attributes =
> > > > ARM_MEMORY_REGION_ATTRIBUTE_DEVICE;
> > > > +
> > > > +  // DEVICE 142MB
> > > > +  VirtualMemoryTable[Index].PhysicalBase =
> > PERIPHERAL_BASE;
> > > > +  VirtualMemoryTable[Index].VirtualBase  =
> > > > VirtualMemoryTable[Index].PhysicalBase;
> > > > +  VirtualMemoryTable[Index].Length       =
> > PERIPHERAL_SIZE;
> > > > +  VirtualMemoryTable[Index++].Attributes =
> > > > ARM_MEMORY_REGION_ATTRIBUTE_DEVICE;
> > > > +
> > > > +  // OCRAM 1MB but available 256KB
> > > > +  VirtualMemoryTable[Index].PhysicalBase =
> > OCRAM_BASE;
> > > > +  VirtualMemoryTable[Index].VirtualBase  =
> > > > VirtualMemoryTable[Index].PhysicalBase;
> > > > +  VirtualMemoryTable[Index].Length       =
> > OCRAM_SIZE;
> > > > +  VirtualMemoryTable[Index++].Attributes =
> > CacheAttributes;
> > > > +
> > > > +   // DEVICE 32KB
> > > > +  VirtualMemoryTable[Index].PhysicalBase =
> > GIC_BASE;
> > > > +  VirtualMemoryTable[Index].VirtualBase  =
> > > > VirtualMemoryTable[Index].PhysicalBase;
> > > > +  VirtualMemoryTable[Index].Length       =
> > GIC_SIZE;
> > > > +  VirtualMemoryTable[Index++].Attributes =
> > > > ARM_MEMORY_REGION_ATTRIBUTE_DEVICE;
> > > > +
> > > > +  // MEM 124GB
> > > > +  VirtualMemoryTable[Index].PhysicalBase =
> > MEM64_BASE;
> > > > +  VirtualMemoryTable[Index].VirtualBase  =
> > > > VirtualMemoryTable[Index].PhysicalBase;
> > > > +  VirtualMemoryTable[Index].Length       =
> > MEM64_SIZE;
> > > > +  VirtualMemoryTable[Index++].Attributes =
> > CacheAttributes;
> > > > +
> > > > +  // DEVICE 4GB
> > > > +  VirtualMemoryTable[Index].PhysicalBase =
> > DEVICE64_BASE;
> > > > +  VirtualMemoryTable[Index].VirtualBase  =
> > > > VirtualMemoryTable[Index].PhysicalBase;
> > > > +  VirtualMemoryTable[Index].Length       =
> > DEVICE64_SIZE;
> > > > +  VirtualMemoryTable[Index++].Attributes =
> > > > ARM_MEMORY_REGION_ATTRIBUTE_DEVICE;
> > > > +
> > > > +  // End of Table
> > > > +  VirtualMemoryTable[Index].PhysicalBase = 0;
> > > > +  VirtualMemoryTable[Index].VirtualBase  = 0;
> > > > +  VirtualMemoryTable[Index].Length       = 0;
> > > > +  VirtualMemoryTable[Index++].Attributes =
> > > > (ARM_MEMORY_REGION_ATTRIBUTES)0;
> > > > +
> > > > +  ASSERT((Index) <=
> > MAX_VIRTUAL_MEMORY_MAP_DESCRIPTORS);
> > > > +
> > > > +  *VirtualMemoryMap = VirtualMemoryTable;
> > > > +}
> > > > +
> > > > +
> > > > +VOID
> > > > +EFIAPI
> > > > +InitMmu (
> > > > +  VOID
> > > > +  )
> > > > +{
> > > > +  ARM_MEMORY_REGION_DESCRIPTOR  *MemoryTable;
> > > > +  VOID
> > *TranslationTableBase;
> > > > +  UINTN
> > TranslationTableSize;
> > > > +  RETURN_STATUS                 Status;
> > > > +  // Construct a Virtual Memory Map for this
> > platform
> > > > +  ArmPlatformGetVirtualMemoryMap (&MemoryTable);
> > > > +
> > > > +  // Configure the MMU
> > > > +  Status = ArmConfigureMmu (MemoryTable,
> > &TranslationTableBase,
> > > > &TranslationTableSize);
> > > > +  if (EFI_ERROR (Status)) {
> > > > +    DEBUG ((DEBUG_ERROR, "Error: Failed to enable
> > MMU\n"));
> > > > +  }
> > > > +}
> > > > +
> > > > diff --git
> > > >
> > a/Platform/Intel/Stratix10/Library/IntelPlatformLib/Str
> > atix10PlatformLib.c
> > > >
> > b/Platform/Intel/Stratix10/Library/IntelPlatformLib/Str
> > atix10PlatformLib.c
> > > > new file mode 100644
> > > > index 000000000000..8ac30559362d
> > > > --- /dev/null
> > > > +++
> > > >
> > b/Platform/Intel/Stratix10/Library/IntelPlatformLib/Str
> > atix10PlatformLib.c
> > > > @@ -0,0 +1,153 @@
> > > > +/** @file
> > > > +*
> > > > +*  Stratix 10 Platform Library
> > > > +*
> > > > +*  Copyright (c) 2019, Intel Corporations All
> > rights reserved.
> > > > +*
> > > > +*  This program and the accompanying materials
> > > > +*  are licensed and made available under the terms
> > and conditions of the
> > > > BSD License
> > > > +*  which accompanies this distribution.  The full
> > text of the license may be
> > > > found at
> > > > +*  http://opensource.org/licenses/bsd-license.php
> > > > +*
> > > > +*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD
> > LICENSE ON AN "AS IS"
> > > > BASIS,
> > > > +*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY
> > KIND, EITHER
> > > > EXPRESS OR IMPLIED.
> > > > +*
> > > > +**/
> > > > +
> > > > +#include <Library/ArmLib.h>
> > > > +#include <Library/ArmPlatformLib.h>
> > > > +#include <Library/DebugLib.h>
> > > > +#include <Library/IoLib.h>
> > > > +#include <Library/PcdLib.h>
> > > > +#include <Library/TimerLib.h>
> > > > +#include <Ppi/ArmMpCoreInfo.h>
> > > > +
> > > > +#define ALT_RSTMGR_OFST
> > 0xffd11000
> > > > +#define ALT_RSTMGR_PER1MODRST_OFST
> > 0x28
> > > > +#define ALT_RSTMGR_PER1MODRST_WATCHDOG0_SET_MSK
> > 0x00000001
> > > > +#define ALT_RSTMGR_PER1MODRST_L4SYSTIMER0_CLR_MSK
> > 0xffffffef
> > > > +
> > > > +STATIC EFI_GUID mArmMpCoreInfoPpiGuid =
> > > > ARM_MP_CORE_INFO_PPI_GUID;
> > > > +// This Table will be consume by Hob init code to
> > publish it into HOB as
> > > > MPCore Info
> > > > +// Hob init code will retrieve it by calling
> > PrePeiCoreGetMpCoreInfo via Ppi
> > > > +STATIC ARM_CORE_INFO
> > mArmPlatformNullMpCoreInfoTable[] = {
> > > > +  {
> > > > +    // Cluster 0, Core 0
> > > > +    0x0, 0x0,
> > > > +
> > > > +    // MP Core MailBox Set/Get/Clear Addresses and
> > Clear Value
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (UINT64)0xFFFFFFFF
> > > > +  },
> > > > +  {
> > > > +    // Cluster 0, Core 1
> > > > +    0x0, 0x1,
> > > > +
> > > > +    // MP Core MailBox Set/Get/Clear Addresses and
> > Clear Value
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (UINT64)0xFFFFFFFF
> > > > +  },
> > > > +  {
> > > > +    // Cluster 0, Core 2
> > > > +    0x0, 0x2,
> > > > +
> > > > +    // MP Core MailBox Set/Get/Clear Addresses and
> > Clear Value
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (UINT64)0xFFFFFFFF
> > > > +  },
> > > > +  {
> > > > +    // Cluster 0, Core 3
> > > > +    0x0, 0x3,
> > > > +
> > > > +    // MP Core MailBox Set/Get/Clear Addresses and
> > Clear Value
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (EFI_PHYSICAL_ADDRESS)0,
> > > > +    (UINT64)0xFFFFFFFF
> > > > +  }
> > > > +};
> > > > +
> > > > +STATIC
> > > > +VOID
> > > > +AssertWatchDogTimerZeroReset (
> > > > +  VOID
> > > > +  )
> > > > +{
> > > > +  // Assert the Reset signal of Watchdog Timer 0
> > which may have been
> > > > enabled by BootROM
> > > > +  MmioOr32 (ALT_RSTMGR_OFST +
> > > > +            ALT_RSTMGR_PER1MODRST_OFST,
> > > > +
> > ALT_RSTMGR_PER1MODRST_WATCHDOG0_SET_MSK);
> > > > +}
> > > > +
> > > > +/**
> > > > + *   Return the current Boot Mode
> > > > + *
> > > > + *     This function returns the boot reason on
> > the platform
> > > > + *
> > > > + *     **/
> > > > +EFI_BOOT_MODE
> > > > +ArmPlatformGetBootMode (
> > > > +  VOID
> > > > +  )
> > > > +{
> > > > +  return BOOT_WITH_FULL_CONFIGURATION;
> > > > +}
> > > > +
> > > > +
> > > > +/**
> > > > +  Initialize controllers that must setup before
> > entering PEI MAIN
> > > > +**/
> > > > +RETURN_STATUS
> > > > +ArmPlatformInitialize (
> > > > +  IN  UINTN                     MpId
> > > > +  )
> > > > +{
> > > > +  AssertWatchDogTimerZeroReset();
> > > > +  return EFI_SUCCESS;
> > > > +}
> > > > +
> > > > +//------------------------------------------------
> > -----------------------------------------
> > > > +// BEGIN ARM CPU RELATED CODE
> > > > +//------------------------------------------------
> > -----------------------------------------
> > > > +
> > > > +EFI_STATUS
> > > > +PrePeiCoreGetMpCoreInfo (
> > > > +  OUT UINTN                   *CoreCount,
> > > > +  OUT ARM_CORE_INFO           **ArmCoreTable
> > > > +  )
> > > > +{
> > > > +  *CoreCount    =
> > ARRAY_SIZE(mArmPlatformNullMpCoreInfoTable);
> > > > +  *ArmCoreTable = mArmPlatformNullMpCoreInfoTable;
> > > > +  return EFI_SUCCESS;
> > > > +}
> > > > +
> > > > +ARM_MP_CORE_INFO_PPI mMpCoreInfoPpi = {
> > PrePeiCoreGetMpCoreInfo
> > > > };
> > > > +
> > > > +EFI_PEI_PPI_DESCRIPTOR      gPlatformPpiTable[] =
> > {
> > > > +  {
> > > > +    EFI_PEI_PPI_DESCRIPTOR_PPI,
> > > > +    &mArmMpCoreInfoPpiGuid,
> > > > +    &mMpCoreInfoPpi
> > > > +  }
> > > > +};
> > > > +
> > > > +VOID
> > > > +ArmPlatformGetPlatformPpiList (
> > > > +  OUT UINTN                   *PpiListSize,
> > > > +  OUT EFI_PEI_PPI_DESCRIPTOR  **PpiList
> > > > +  )
> > > > +{
> > > > +  *PpiListSize = sizeof(gPlatformPpiTable);
> > > > +  *PpiList = gPlatformPpiTable;
> > > > +}
> > > > +
> > > > +//------------------------------------------------
> > -----------------------------------------
> > > > +// END ARM CPU RELATED CODE
> > > > +//------------------------------------------------
> > -----------------------------------------
> > > > +
> > > > diff --git
> > > >
> > a/Platform/Intel/Stratix10/Library/PlatformHookLib/Plat
> > formHookLib.c
> > > >
> > b/Platform/Intel/Stratix10/Library/PlatformHookLib/Plat
> > formHookLib.c
> > > > new file mode 100644
> > > > index 000000000000..d367e5ebf8b3
> > > > --- /dev/null
> > > > +++
> > b/Platform/Intel/Stratix10/Library/PlatformHookLib/Plat
> > formHookLib.c
> > > > @@ -0,0 +1,43 @@
> > > > +/** @file
> > > > +  Platform Hook Library
> > > > +
> > > > +Copyright (c) 2019, Intel Corporation. All rights
> > reserved.<BR>
> > > > +SPDX-License-Identifier: BSD-2-Clause-Patent
> > > > +
> > > > +**/
> > > > +
> > > > +#include <Base.h>
> > > > +#include <Uefi/UefiBaseType.h>
> > > > +#include <Library/PlatformHookLib.h>
> > > > +#include <Library/BaseLib.h>
> > > > +#include <Library/IoLib.h>
> > > > +#include <Library/PcdLib.h>
> > > > +
> > > > +#include "../S10ClockManager/S10ClockManager.h"
> > > > +
> > > > +/**
> > > > +  Performs platform specific initialization
> > required for the CPU to access
> > > > +  the hardware associated with a SerialPortLib
> > instance.  This function does
> > > > +  not initialize the serial port hardware itself.
> > Instead, it initializes
> > > > +  hardware devices that are required for the CPU
> > to access the serial port
> > > > +  hardware.  This function may be called more than
> > once.
> > > > +
> > > > +  @retval RETURN_SUCCESS       The platform
> > specific initialization
> > > > succeeded.
> > > > +  @retval RETURN_DEVICE_ERROR  The platform
> > specific initialization could
> > > > not be completed.
> > > > +
> > > > +**/
> > > > +RETURN_STATUS
> > > > +EFIAPI
> > > > +PlatformHookSerialPortInitialize (
> > > > +  VOID
> > > > +  )
> > > > +{
> > > > +  RETURN_STATUS Status;
> > > > +
> > > > +  Status = PcdSet32S (PcdSerialClockRate,
> > S10ClockManagerGetUartClock());
> > > > +  if (RETURN_ERROR (Status)) {
> > > > +    return Status;
> > > > +  }
> > > > +
> > > > +  return RETURN_SUCCESS;
> > > > +}
> > > > diff --git
> > > >
> > a/Platform/Intel/Stratix10/Library/PlatformHookLib/Plat
> > formHookLib.inf
> > > >
> > b/Platform/Intel/Stratix10/Library/PlatformHookLib/Plat
> > formHookLib.inf
> > > > new file mode 100644
> > > > index 000000000000..cdc4a51c40c0
> > > > --- /dev/null
> > > > +++
> > b/Platform/Intel/Stratix10/Library/PlatformHookLib/Plat
> > formHookLib.inf
> > > > @@ -0,0 +1,40 @@
> > > > +## @file
> > > > +#  Platform Hook Library instance for UART device.
> > > > +#
> > > > +#  Copyright (c) 2015, Intel Corporation. All
> > rights reserved.<BR>
> > > > +#
> > > > +#  SPDX-License-Identifier: BSD-2-Clause-Patent
> > > > +#
> > > > +##
> > > > +
> > > > +[Defines]
> > > > +  INF_VERSION                    = 0x0001001B
> > > > +  BASE_NAME                      = PlatformHookLib
> > > > +  FILE_GUID                      = 90A73C58-A6E3-
> > 4EED-A1A3-6F9C7C3D998F
> > > > +  MODULE_TYPE                    = BASE
> > > > +  VERSION_STRING                 = 1.0
> > > > +  LIBRARY_CLASS                  = PlatformHookLib
> > > > +  CONSTRUCTOR                    =
> > PlatformHookSerialPortInitialize
> > > > +
> > > > +[Sources]
> > > > +  PlatformHookLib.c
> > > > +  ../S10ClockManager/S10ClockManager.c
> > > > +
> > > > +[LibraryClasses]
> > > > +  PcdLib
> > > > +  PciLib
> > > > +
> > > > +[Packages]
> > > > +  MdePkg/MdePkg.dec
> > > > +  MdeModulePkg/MdeModulePkg.dec
> > > > +  UefiPayloadPkg/UefiPayloadPkg.dec
> > > > +
> > > > +[Pcd]
> > > > +  gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseMmio
> > ## PRODUCES
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterBase
> > ## PRODUCES
> > > > +  gEfiMdeModulePkgTokenSpaceGuid.PcdSerialBaudRate
> > ## PRODUCES
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterStride
> > ## PRODUCES
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialClockRate
> > ## PRODUCES
> > > > +  gEfiMdePkgTokenSpaceGuid.PcdUartDefaultBaudRate
> > ## PRODUCES
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdPciSerialParameters
> > ##
> > > > PRODUCES
> > > > +
> > > > diff --git
> > > >
> > a/Platform/Intel/Stratix10/Library/S10ClockManager/S10C
> > lockManager.c
> > > >
> > b/Platform/Intel/Stratix10/Library/S10ClockManager/S10C
> > lockManager.c
> > > > new file mode 100644
> > > > index 000000000000..6698c80de90f
> > > > --- /dev/null
> > > > +++
> > > >
> > b/Platform/Intel/Stratix10/Library/S10ClockManager/S10C
> > lockManager.c
> > > > @@ -0,0 +1,121 @@
> > > > +#include <Library/IoLib.h>
> > > > +#include "S10ClockManager.h"
> > > > +
> > > > +UINT32
> > > > +S10ClockManagerGetPerClock() {
> > > > +  UINT32 PllGlob, MDiv, RefClkDiv, RefClk;
> > > > +
> > > > +  PllGlob = MmioRead32(CLOCK_MANAGER_PERPLL +
> > > > CLOCK_MANAGER_PERPLL_PLLGLOB);
> > > > +
> > > > +  switch
> > (CLOCK_MANAGER_MAINPLL_PLLGLOB_PSRC(PllGlob)) {
> > > > +  case CLOCK_MANAGER_PLLGLOB_PSRC_EOSC1:
> > > > +    RefClk = MmioRead32(S10_SYSTEM_MANAGER +
> > > > S10_SYSTEM_MANAGER_BOOTSCRATCH_COLD1);
> > > > +    break;
> > > > +  case CLOCK_MANAGER_PLLGLOB_PSRC_INTOSC:
> > > > +    RefClk = S10_CLOCK_INTOSC;
> > > > +    break;
> > > > +  case CLOCK_MANAGER_PLLGLOB_PSRC_F2S:
> > > > +    RefClk = MmioRead32(S10_SYSTEM_MANAGER +
> > > > S10_SYSTEM_MANAGER_BOOTSCRATCH_COLD2);
> > > > +    break;
> > > > +  }
> > > > +
> > > > +  RefClkDiv =
> > CLOCK_MANAGER_PLLGLOB_REFCLKDIV(PllGlob);
> > > > +
> > > > +  MDiv = MmioRead32(CLOCK_MANAGER_MAINPLL +
> > > > CLOCK_MANAGER_FDBCK);
> > > > +
> > > > +  return (RefClk / RefClkDiv) * (6 + MDiv);
> > > > +}
> > > > +
> > > > +UINT32
> > > > +S10ClockManagerGetMainClock() {
> > > > +  UINT32 PllGlob, MDiv, RefClkDiv, RefClk;
> > > > +
> > > > +  PllGlob = MmioRead32(CLOCK_MANAGER_MAINPLL +
> > > > CLOCK_MANAGER_MAINPLL_PLLGLOB);
> > > > +
> > > > +  switch
> > (CLOCK_MANAGER_MAINPLL_PLLGLOB_PSRC(PllGlob)) {
> > > > +  case CLOCK_MANAGER_PLLGLOB_PSRC_EOSC1:
> > > > +    RefClk = MmioRead32(S10_SYSTEM_MANAGER +
> > > > S10_SYSTEM_MANAGER_BOOTSCRATCH_COLD1);
> > > > +    break;
> > > > +  case CLOCK_MANAGER_PLLGLOB_PSRC_INTOSC:
> > > > +    RefClk = S10_CLOCK_INTOSC;
> > > > +    break;
> > > > +  case CLOCK_MANAGER_PLLGLOB_PSRC_F2S:
> > > > +    RefClk = MmioRead32(S10_SYSTEM_MANAGER +
> > > > S10_SYSTEM_MANAGER_BOOTSCRATCH_COLD2);
> > > > +    break;
> > > > +  }
> > > > +
> > > > +  RefClkDiv =
> > CLOCK_MANAGER_PLLGLOB_REFCLKDIV(PllGlob);
> > > > +  MDiv =
> > > >
> > CLOCK_MANAGER_FDBCK_MDIV(MmioRead32(CLOCK_MANAGER_MAINP
> > LL
> > > > + CLOCK_MANAGER_PERPLL_FDBCK));
> > > > +
> > > > +  return (RefClk / RefClkDiv) * (6 + MDiv);
> > > > +}
> > > > +
> > > > +INTN
> > > > +S10ClockManagerGetL3MainClock() {
> > > > +  UINT32 Clock;
> > > > +  UINT32 ClockSrc =
> > MmioRead32(CLOCK_MANAGER_MAINPLL +
> > > > CLOCK_MANAGER_MAINPLL_NOCCLK);
> > > > +
> > > > +  ClockSrc = (ClockSrc >> CLOCK_MANAGER_SRC) &
> > > > CLOCK_MANAGER_SRC_MSK;
> > > > +
> > > > +  switch (ClockSrc) {
> > > > +  case CLOCK_MANAGER_SRC_MAIN:
> > > > +    Clock = S10ClockManagerGetMainClock() /
> > > > +
> > > >
> > CLOCK_MANAGER_PLLC1_DIV(MmioRead32(CLOCK_MANAGER_MAINPL
> > L +
> > > > CLOCK_MANAGER_PLLC1));
> > > > +    break;
> > > > +  case CLOCK_MANAGER_SRC_PERI:
> > > > +    Clock = S10ClockManagerGetPerClock() /
> > > > +
> > CLOCK_MANAGER_PLLC1_DIV(MmioRead32(CLOCK_MANAGER_PERPLL
> > > > + CLOCK_MANAGER_PLLC1));
> > > > +    break;
> > > > +  case CLOCK_MANAGER_SRC_OSC1:
> > > > +    Clock = MmioRead32(S10_SYSTEM_MANAGER +
> > > > S10_SYSTEM_MANAGER_BOOTSCRATCH_COLD1);
> > > > +    break;
> > > > +  case CLOCK_MANAGER_SRC_INTOSC:
> > > > +    Clock = S10_CLOCK_INTOSC;
> > > > +    break;
> > > > +  case CLOCK_MANAGER_SRC_FPGA:
> > > > +    Clock = MmioRead32(S10_SYSTEM_MANAGER +
> > > > S10_SYSTEM_MANAGER_BOOTSCRATCH_COLD2);
> > > > +    break;
> > > > +  }
> > > > +
> > > > +  Clock /= 1 + (MmioRead32(CLOCK_MANAGER_MAINPLL +
> > > > CLOCK_MANAGER_MAINPLL_NOCCLK) &
> > CLOCK_MANAGER_CNT_MSK);
> > > > +
> > > > +  return Clock;
> > > > +}
> > > > +
> > > > +UINT32
> > > > +S10ClockManagerGetUartClock() {
> > > > +  return  S10ClockManagerGetL3MainClock() /
> > > > +             (1 <<
> > > >
> > (CLOCK_MANAGER_NOCDIV_L4SPCLK(MmioRead32(CLOCK_MANAGER_
> > MAI
> > > > NPLL_NOCDIV))));
> > > > +}
> > > > +
> > > > +UINT32
> > > > +S10ClockManagerGetMmcClock() {
> > > > +  UINT32 Clock = MmioRead32(CLOCK_MANAGER_PERPLL +
> > > > CLOCK_MANAGER_PERPLL_CNTR6CLK);
> > > > +
> > > > +  Clock = (Clock >> CLOCK_MANAGER_SRC) &
> > CLOCK_MANAGER_SRC_MSK;
> > > > +
> > > > +  switch (Clock) {
> > > > +  case CLOCK_MANAGER_SRC_MAIN:
> > > > +    Clock = S10ClockManagerGetL3MainClock();
> > > > +    Clock /=  1 + (MmioRead32(CLOCK_MANAGER_PERPLL
> > +
> > > > CLOCK_MANAGER_PERPLL_CNTR6CLK) &
> > > > +      CLOCK_MANAGER_CNT_MSK);
> > > > +    break;
> > > > +  case CLOCK_MANAGER_SRC_PERI:
> > > > +    Clock = S10ClockManagerGetPerClock();
> > > > +    Clock /=  1 + (MmioRead32(CLOCK_MANAGER_PERPLL
> > +
> > > > CLOCK_MANAGER_PERPLL_CNTR6CLK) &
> > > > +      CLOCK_MANAGER_CNT_MSK);
> > > > +    break;
> > > > +  case CLOCK_MANAGER_SRC_OSC1:
> > > > +    Clock = MmioRead32(S10_SYSTEM_MANAGER +
> > > > S10_SYSTEM_MANAGER_BOOTSCRATCH_COLD1);
> > > > +    break;
> > > > +  case CLOCK_MANAGER_SRC_INTOSC:
> > > > +    Clock = S10_CLOCK_INTOSC;
> > > > +    break;
> > > > +  case CLOCK_MANAGER_SRC_FPGA:
> > > > +    Clock = MmioRead32(S10_SYSTEM_MANAGER +
> > > > S10_SYSTEM_MANAGER_BOOTSCRATCH_COLD2);
> > > > +    break;
> > > > +  }
> > > > +
> > > > +  return Clock / 4;
> > > > +}
> > > > +
> > > > diff --git
> > > >
> > a/Platform/Intel/Stratix10/Library/S10ClockManager/S10C
> > lockManager.h
> > > >
> > b/Platform/Intel/Stratix10/Library/S10ClockManager/S10C
> > lockManager.h
> > > > new file mode 100644
> > > > index 000000000000..7e58d66a60f9
> > > > --- /dev/null
> > > > +++
> > > >
> > b/Platform/Intel/Stratix10/Library/S10ClockManager/S10C
> > lockManager.h
> > > > @@ -0,0 +1,40 @@
> > > > +#ifndef _S10_CLOCK_MANAGER_
> > > > +#define _S10_CLOCK_MANAGER_
> > > > +#define CLOCK_MANAGER_MAINPLL
> > 0xffd10030
> > > > +#define CLOCK_MANAGER_MAINPLL_NOCCLK
> > 0x4c
> > > > +
> > > > +#define CLOCK_MANAGER_PERPLL
> > 0xffd100a4
> > > > +#define CLOCK_MANAGER_MAINPLL_PLLGLOB
> > 0x44
> > > > +#define CLOCK_MANAGER_PERPLL_PLLGLOB
> > 0x40
> > > > +#define CLOCK_MANAGER_MAINPLL_PLLGLOB_PSRC(x)
> > (((x) >> 16) & 3)
> > > > +#define CLOCK_MANAGER_CNTR6CLK
> > 0x4c
> > > > +#define CLOCK_MANAGER_PLLGLOB_PSRC_EOSC1
> > 0
> > > > +#define CLOCK_MANAGER_PLLGLOB_PSRC_INTOSC
> > 1
> > > > +#define CLOCK_MANAGER_PLLGLOB_PSRC_F2S
> > 2
> > > > +#define CLOCK_MANAGER_SRC
> > 16
> > > > +#define CLOCK_MANAGER_SRC_MSK
> > 0x7
> > > > +#define CLOCK_MANAGER_SRC_MAIN
> > (0)
> > > > +#define CLOCK_MANAGER_SRC_PERI
> > (1)
> > > > +#define CLOCK_MANAGER_SRC_OSC1
> > (2)
> > > > +#define CLOCK_MANAGER_SRC_INTOSC
> > (3)
> > > > +#define CLOCK_MANAGER_SRC_FPGA
> > (4)
> > > > +#define CLOCK_MANAGER_FDBCK
> > 0x44
> > > > +#define CLOCK_MANAGER_FDBCK_MDIV(x)
> > ((x) >> 24 & 0xff)
> > > > +#define CLOCK_MANAGER_PERPLL_FDBCK
> > 0x48
> > > > +#define CLOCK_MANAGER_CNT_MSK
> > 0x3ff
> > > > +#define CLOCK_MANAGER_PERPLL_CNTR6CLK
> > 0x28
> > > > +#define CLOCK_MANAGER_PLLGLOB_REFCLKDIV(x)
> > (((x) >> 8) & 0x3f)
> > > > +#define CLOCK_MANAGER_PLLC1_DIV(x)
> > ((x) & 0x7f)
> > > > +#define CLOCK_MANAGER_PLLC1
> > 0x54
> > > > +#define CLOCK_MANAGER_NOCDIV_L4SPCLK(x)
> > ((x) >> 16 & 0x3)
> > > > +#define CLOCK_MANAGER_MAINPLL_NOCDIV
> > 0x40
> > > > +
> > > > +#define S10_SYSTEM_MANAGER
> > 0xffd12000
> > > > +#define S10_SYSTEM_MANAGER_BOOTSCRATCH_COLD1
> > 0x204
> > > > +#define S10_SYSTEM_MANAGER_BOOTSCRATCH_COLD2
> > 0x208
> > > > +#define S10_CLOCK_INTOSC
> > 460000000
> > > > +
> > > > +UINT32 S10ClockManagerGetMmcClock();
> > > > +UINT32 S10ClockManagerGetUartClock();
> > > > +
> > > > +#endif
> > > > diff --git a/Platform/Intel/Stratix10/Readme.md
> > > > b/Platform/Intel/Stratix10/Readme.md
> > > > new file mode 100644
> > > > index 000000000000..f0348332e106
> > > > --- /dev/null
> > > > +++ b/Platform/Intel/Stratix10/Readme.md
> > > > @@ -0,0 +1,61 @@
> > > > +Intel Stratix 10 Platform
> > > > +=========================
> > > > +
> > > > +# Summary
> > > > +
> > > > +This is a port of 64-bit Tiano Core UEFI for the
> > Intel Stratix 10 platform
> > > > +based on Stratix 10 SX development board.
> > > > +
> > > > +This UEFI port works with ATF + UEFI
> > implementation for Intel Stratix 10
> > > > board, and
> > > > +will boot to Linux port of Stratix 10.
> > > > +
> > > > +# Status
> > > > +
> > > > +This firmware has been validated to boot to Linux
> > for Stratix 10 that can be
> > > > obtained from
> > > > +https://github.com/altera-opensource/linux-
> > socfpga.
> > > > +
> > > > +The default boot is the UEFI shell. The UEFI
> > > > +shell will run startup.nsh by default, and you may
> > change the startup.nsh to
> > > > run commands on boot.
> > > > +
> > > > +# Building the firmware
> > > > +
> > > > +-  Fetch the ATF, edk2, and edk2-platforms
> > repositories into local host.
> > > > +   Make all the repositories in the same
> > ${BUILD\_PATH}.
> > > > +
> > > > +-  Install the AARCH64 GNU 4.8 toolchain.
> > > > +
> > > > +-  Build UEFI using Stratix 10 platform as
> > configuration
> > > > +
> > > > +       . edksetup.sh
> > > > +
> > > > +       build -a AARCH64 -p
> > Platform/Intel/Stratix10/Stratix10SoCPkg.dsc -t
> > > > GCC5 -b RELEASE -y report.log -j build.log -Y PCD -
> > Y LIBRARY -Y FLASH -Y
> > > > DEPEX -Y BUILD_FLAGS -Y FIXED_ADDRESS
> > > > +
> > > > +Note: Refer to build instructions from the top
> > level edk2-platforms
> > > > Readme.md for further details
> > > > +
> > > > +- Build ATF for Stratix 10 platform (commit
> > > > id:2cbeee4d519bac0d79da98faae969fae9f9558f9 is
> > tested and known
> > > > working)
> > > > +
> > > > +       make CROSS_COMPILE=aarch64-linux-gnu-
> > device=s10
> > > > +
> > > > +-  Build atf providing the previously generated
> > UEFI as the BL33 image
> > > > +
> > > > +       make CROSS_COMPILE=aarch64-linux-gnu- bl2
> > fip PLAT=stratix10
> > > > +       BL33=PEI.ROM
> > > > +
> > > > +Install Procedure
> > > > +-----------------
> > > > +
> > > > +- dd fip.bin to a A2 partition on the MMC drive to
> > be booted in Stratix 10
> > > > +  board.
> > > > +
> > > > +- Generate a SOF containing bl2
> > > > +
> > > > +.. code:: bash
> > > > +        aarch64-linux-gnu-objcopy -I binary -O
> > ihex --change-addresses
> > > > 0xffe00000 bl2.bin bl2.hex
> > > > +        quartus_cpf --bootloader bl2.hex
> > <quartus_generated_sof>
> > > > <output_sof_with_bl2>
> > > > +
> > > > +- Configure SOF to board
> > > > +
> > > > +.. code:: bash
> > > > +        nios2-configure-sof <output_sof_with_bl2>
> > > > +
> > > > +
> > > > diff --git
> > a/Platform/Intel/Stratix10/Stratix10SoCPkg.dec
> > > > b/Platform/Intel/Stratix10/Stratix10SoCPkg.dec
> > > > new file mode 100755
> > > > index 000000000000..7c44670d591d
> > > > --- /dev/null
> > > > +++ b/Platform/Intel/Stratix10/Stratix10SoCPkg.dec
> > > > @@ -0,0 +1,22 @@
> > > > +#
> > > > +#  Copyright (c) 2013-2018, Intel All rights
> > reserved.
> > > > +#
> > > > +#  SPDX-License-Identifier: BSD-2-Clause-Patent
> > > > +#
> > > > +
> > > > +[Defines]
> > > > +  DEC_SPECIFICATION              = 0x0001001B
> > > > +  PACKAGE_NAME                   = Stratix10SocPkg
> > > > +  PACKAGE_GUID                   = 45533DD0-C41F-
> > 4ab6-A5DF-65B52684AC60
> > > > +  PACKAGE_VERSION                = 0.1
> > > > +
> > > > +[Includes.common]
> > > > +
> > > > +[Guids.common]
> > > > +  gStratix10SocFpgaTokenSpaceGuid = { 0x0fe272eb,
> > 0xb2cf, 0x4390, { 0xa5,
> > > > 0xc4, 0x60, 0x13, 0x2c, 0x6b, 0xd0, 0x34 } }
> > > > +
> > > > +[PcdsFeatureFlag.common]
> > > > +
> > > > +[PcdsFixedAtBuild.common]
> > > > +
> > > > +
> > > > diff --git
> > a/Platform/Intel/Stratix10/Stratix10SoCPkg.dsc
> > > > b/Platform/Intel/Stratix10/Stratix10SoCPkg.dsc
> > > > new file mode 100755
> > > > index 000000000000..69d1d9000b49
> > > > --- /dev/null
> > > > +++ b/Platform/Intel/Stratix10/Stratix10SoCPkg.dsc
> > > > @@ -0,0 +1,501 @@
> > > > +#
> > > > +#  Copyright (c) 2013-2018, Intel All rights
> > reserved.
> > > > +#
> > > > +#  SPDX-License-Identifier: BSD-2-Clause-Patent
> > > > +#
> > > > +
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +#
> > > > +# Defines Section - statements that will be
> > processed to create a Makefile.
> > > > +#
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +[Defines]
> > > > +  PLATFORM_NAME                  = Intel Stratix
> > 10 SoC Development Board
> > > > +  PLATFORM_GUID                  = A2D10D02-7C36-
> > 4de8-831B-EFBFC2092D1B
> > > > +  PLATFORM_VERSION               = 0.1
> > > > +  FIRMWARE_VERSION               = 1.0
> > > > +  DSC_SPECIFICATION              = 0x0001001C
> > > > +  SUPPORTED_ARCHITECTURES        = AARCH64
> > > > +  BUILD_TARGETS                  =
> > DEBUG|RELEASE|NOOPT
> > > > +  SKUID_IDENTIFIER               = DEFAULT
> > > > +  FLASH_DEFINITION               =
> > Platform/Intel/Stratix10/Stratix10SoCPkg.fdf
> > > > +  OUTPUT_DIRECTORY               =
> > Build/Stratix10SoCPkg
> > > > +  SECURE_BOOT_ENABLE             = FALSE
> > > > +
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +#
> > > > +# Pcd Section - list of all EDK II PCD Entries
> > defined by this Platform
> > > > +#
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +[PcdsPatchableInModule.common]
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialClockRate|18432
> > 0
> > > > +
> > > > +[PcdsFixedAtBuild.common]
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdEmuVariableNvModeEnab
> > le|TRUE
> > > > +  gArmPlatformTokenSpaceGuid.PcdCoreCount|1
> > > > +
> > > > +  # Stacks for MPCores in PEI Phase
> > > > +
> > gArmPlatformTokenSpaceGuid.PcdCPUCoresStackBase|0x6d000
> > > > +
> > gArmPlatformTokenSpaceGuid.PcdCPUCorePrimaryStackSize|0
> > x30000
> > > > +
> > > > +  # ARM L2x0 PCDs
> > > > +
> > gArmTokenSpaceGuid.PcdL2x0ControllerBase|0xFFFFF000
> > > > +
> > > > +  # ARM GIC
> > > > +
> > gArmTokenSpaceGuid.PcdGicDistributorBase|0xFFFC1000
> > > > +
> > gArmTokenSpaceGuid.PcdGicInterruptInterfaceBase|0xFFFC2
> > 000
> > > > +
> > > > +  # ARM Floating Point architecture (VFP)
> > > > +  gArmTokenSpaceGuid.PcdVFPEnabled|1
> > > > +
> > > > +  # System Memory (1GB, minus reserved memory for
> > Linux PSCI calls)
> > > > +
> > gArmTokenSpaceGuid.PcdSystemMemoryBase|0x01000000
> > > > +
> > gArmTokenSpaceGuid.PcdSystemMemorySize|0x3f000000
> > > > +
> > > > +  # Arm Architectural Timer
> > > > +
> > gArmTokenSpaceGuid.PcdArmArchTimerFreqInHz|400000000
> > > > +
> > > > +  # Trustzone Enable
> > > > +  gArmTokenSpaceGuid.PcdTrustzoneSupport|TRUE
> > > > +
> > > > +  #-------------------------------
> > > > +  # gEfiMdeModulePkgTokenSpaceGuid
> > > > +  #-------------------------------
> > > > +
> > > >
> > gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVersionString
> > |L"$(FIRMWA
> > > > RE_VERSION)"
> > > > +
> > > > +  #-------------------------------
> > > > +  # gEfiMdePkgTokenSpaceGuid
> > > > +  #-------------------------------
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdMaximumUnicodeStringLength|
> > 1000000
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdMaximumAsciiStringLength|10
> > 00000
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdMaximumLinkedListLength|100
> > 0000
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdSpinLockTimeout|10000000
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdDebugClearMemoryValue|0xAF
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdPerformanceLibraryPropertyM
> > ask|0
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdPostCodePropertyMask|0
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize|3
> > 20
> > > > +
> > > > +  # DEBUG_ASSERT_ENABLED       0x01
> > > > +  # DEBUG_PRINT_ENABLED        0x02
> > > > +  # DEBUG_CODE_ENABLED         0x04
> > > > +  # CLEAR_MEMORY_ENABLED       0x08
> > > > +  # ASSERT_BREAKPOINT_ENABLED  0x10
> > > > +  # ASSERT_DEADLOOP_ENABLED    0x20
> > > > +!if $(TARGET) == RELEASE
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2f
> > > > +!else
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2f
> > > > +!endif
> > > > +
> > > > +  #  DEBUG_INIT      0x00000001  // Initialization
> > > > +  #  DEBUG_WARN      0x00000002  // Warnings
> > > > +  #  DEBUG_LOAD      0x00000004  // Load events
> > > > +  #  DEBUG_FS        0x00000008  // EFI File
> > system
> > > > +  #  DEBUG_POOL      0x00000010  // Alloc & Free's
> > > > +  #  DEBUG_PAGE      0x00000020  // Alloc & Free's
> > > > +  #  DEBUG_INFO      0x00000040  // Verbose
> > > > +  #  DEBUG_DISPATCH  0x00000080  // PEI/DXE
> > Dispatchers
> > > > +  #  DEBUG_VARIABLE  0x00000100  // Variable
> > > > +  #  DEBUG_BM        0x00000400  // Boot Manager
> > > > +  #  DEBUG_BLKIO     0x00001000  // BlkIo Driver
> > > > +  #  DEBUG_NET       0x00004000  // SNI Driver
> > > > +  #  DEBUG_UNDI      0x00010000  // UNDI Driver
> > > > +  #  DEBUG_LOADFILE  0x00020000  // UNDI Driver
> > > > +  #  DEBUG_EVENT     0x00080000  // Event messages
> > > > +  #  DEBUG_GCD       0x00100000  // Global
> > Coherency Database changes
> > > > +  #  DEBUG_CACHE     0x00200000  // Memory range
> > cachability changes
> > > > +  #  DEBUG_ERROR     0x80000000  // Error
> > > > +#
> > gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x8030
> > 10CF
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x8000
> > 000F
> > > > +
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMas
> > k|0x00
> > > > +
> > > > +  #-------------------------------
> > > > +  # gEmbeddedTokenSpaceGuid
> > > > +  #-------------------------------
> > > > +
> > > > +  # MMC
> > > > +
> > gEmbeddedTokenSpaceGuid.PcdDwEmmcDxeBaseAddress|0xff808
> > 000
> > > > +
> > > >
> > gEmbeddedTokenSpaceGuid.PcdDwEmmcDxeClockFrequencyInHz|
> > 50000000
> > > > +
> > > >
> > gEmbeddedTokenSpaceGuid.PcdDwEmmcDxeMaxClockFreqInHz|25
> > 000000
> > > > +
> > > > +  #
> > > > +  # Optional feature to help prevent EFI memory
> > map fragments
> > > > +  # Turned on and off via:
> > PcdPrePiProduceMemoryTypeInformationHob
> > > > +  # Values are in EFI Pages (4K). DXE Core will
> > make sure that
> > > > +  # at least this much of each type of memory can
> > be allocated
> > > > +  # from a single memory range. This way you only
> > end up with
> > > > +  # maximum of two fragements for each type in the
> > memory map
> > > > +  # (the memory used, and the free memory that was
> > prereserved
> > > > +  # but not used).
> > > > +  #
> > > > +
> > gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiACPIReclaimMemo
> > ry|0
> > > > +
> > gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiACPIMemoryNVS|0
> > > > +
> > > >
> > gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiReservedMemoryT
> > ype|8192
> > > > +
> > gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiRuntimeServices
> > Data|80
> > > > +
> > gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiRuntimeServices
> > Code|65
> > > > +
> > gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiBootServicesCod
> > e|400
> > > > +
> > gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiBootServicesDat
> > a|20000
> > > > +
> > gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiLoaderCode|20
> > > > +
> > gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiLoaderData|0
> > > > +
> > > > +  # We want to use the Shell Libraries but don't
> > want it to initialise
> > > > +  # automatically. We initialise the libraries
> > when the command is called by
> > > > the
> > > > +  # Shell.
> > > > +
> > gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FA
> > LSE
> > > > +
> > > > +  #  Pcd Settings - UART Serial Terminal
> > > > +  # Intel Stratix10 SoCFPGA HPS UART0 is
> > 0xFFC02000.
> > > > +  # Intel Stratix10 SoCFPGA HPS UART1 is
> > 0xFFC02100.
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseMmio|TRUE
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterAccessW
> > idth|32
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterBase|0x
> > FFC02000
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialPciDeviceInfo|{
> > 0xFF, 0xFF,
> > > > 0xFF, 0xFF, 0xFF}
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialBaudRate|115200
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialLineControl|0x0
> > 3
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterStride|
> > 4
> > > > +
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdDefaultTerminalType|4
> > > > +
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|5
> > > > +
> > > > +  # RunAxf support via Dynamic Shell Command
> > protocol
> > > > +  # We want to use the Shell Libraries but don't
> > want it to initialise
> > > > +  # automatically. We initialise the libraries
> > when the command is called by
> > > > the
> > > > +  # Shell.
> > > > +
> > gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FA
> > LSE
> > > > +
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdBootManagerMenuFile|{
> > 0x21,
> > > > 0xaa, 0x2c, 0x46, 0x14, 0x76, 0x03, 0x45, 0x83,
> > 0x6e, 0x8a, 0xb6, 0xf4, 0x66,
> > > > 0x23, 0x31 }
> > > > +
> > > > +!if $(USE_ARM_BDS) == FALSE
> > > > +
> > > >
> > gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInfo
> > rmationCh
> > > > ange|FALSE
> > > > +!endif
> > > > +
> > > > +[PcdsFeatureFlag.common]
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdHiiOsRuntimeSupport|F
> > ALSE
> > > > +
> > > > +  # Use the Vector Table location in CpuDxe. We
> > will not copy the Vector
> > > > Table at PcdCpuVectorBaseAddress
> > > > +  gArmTokenSpaceGuid.PcdRelocateVectorTable|FALSE
> > > > +
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdTurnOffUsbLegacySuppo
> > rt|TRUE
> > > > +  # If TRUE, Graphics Output Protocol will be
> > installed on virtual handle
> > > > created by ConsplitterDxe.
> > > > +  # Set FALSE to save size.
> > > > +
> > gEfiMdeModulePkgTokenSpaceGuid.PcdConOutGopSupport|FALS
> > E
> > > > +
> > > > +  #-------------------------------
> > > > +  # gEfiMdePkgTokenSpaceGuid
> > > > +  #-------------------------------
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdComponentNameDisable|TRUE
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdDriverDiagnosticsDisable|TR
> > UE
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdComponentName2Disable|TRUE
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdDriverDiagnostics2Disable|T
> > RUE
> > > > +
> > > > +[LibraryClasses.common]
> > > > +  ArmLib|ArmPkg/Library/ArmLib/ArmBaseLib.inf
> > > > +
> > > >
> > ArmGenericTimerCounterLib|ArmPkg/Library/ArmGenericTime
> > rPhyCounterL
> > > > ib/ArmGenericTimerPhyCounterLib.inf
> > > > +  AcpiLib|EmbeddedPkg/Library/AcpiLib/AcpiLib.inf
> > > > +
> > > >
> > ArmDisassemblerLib|ArmPkg/Library/ArmDisassemblerLib/Ar
> > mDisassembler
> > > > Lib.inf
> > > > +  ArmGicLib|ArmPkg/Drivers/ArmGic/ArmGicLib.inf
> > > > +
> > > >
> > ArmPlatformLib|Platform/Intel/Stratix10/Library/IntelPl
> > atformLib/IntelPlatfo
> > > > rmLib.inf
> > > > +
> > > > +
> > > >
> > ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatu
> > sCodeLib/Dxe
> > > > ReportStatusCodeLib.inf
> > > > +
> > FileExplorerLib|MdeModulePkg/Library/FileExplorerLib/Fi
> > leExplorerLib.inf
> > > > +
> > DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeService
> > sLib.inf
> > > > +
> > > > +
> > ArmMmuLib|ArmPkg/Library/ArmMmuLib/ArmMmuBaseLib.inf
> > > > +
> > > >
> > ArmPlatformStackLib|ArmPlatformPkg/Library/ArmPlatformS
> > tackLib/ArmPlat
> > > > formStackLib.inf
> > > > +  ArmSmcLib|ArmPkg/Library/ArmSmcLib/ArmSmcLib.inf
> > > > +  BaseLib|MdePkg/Library/BaseLib/BaseLib.inf
> > > > +
> > BaseMemoryLib|MdePkg/Library/BaseMemoryLib/BaseMemoryLi
> > b.inf
> > > > +
> > > >
> > CacheMaintenanceLib|ArmPkg/Library/ArmCacheMaintenanceL
> > ib/ArmCache
> > > > MaintenanceLib.inf
> > > > +
> > > >
> > CpuExceptionHandlerLib|ArmPkg/Library/ArmExceptionLib/A
> > rmExceptionLib
> > > > .inf
> > > > +
> > PrePiLib|EmbeddedPkg/Library/PrePiLib/PrePiLib.inf
> > > > +  CpuLib|MdePkg/Library/BaseCpuLib/BaseCpuLib.inf
> > > > +
> > > >
> > DefaultExceptionHandlerLib|ArmPkg/Library/DefaultExcept
> > ionHandlerLib/De
> > > > faultExceptionHandlerLib.inf
> > > > +
> > DevicePathLib|MdePkg/Library/UefiDevicePathLib/UefiDevi
> > cePathLib.inf
> > > > +
> > > >
> > DxeServicesTableLib|MdePkg/Library/DxeServicesTableLib/
> > DxeServicesTable
> > > > Lib.inf
> > > > +  FdtLib|EmbeddedPkg/Library/FdtLib/FdtLib.inf
> > > > +
> > HiiLib|MdeModulePkg/Library/UefiHiiLib/UefiHiiLib.inf
> > > > +  HobLib|MdePkg/Library/DxeHobLib/DxeHobLib.inf
> > > > +
> > IoLib|MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrin
> > sic.inf
> > > > +  PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf
> > > > +
> > > >
> > PeCoffGetEntryPointLib|MdePkg/Library/BasePeCoffGetEntr
> > yPointLib/BaseP
> > > > eCoffGetEntryPointLib.inf
> > > > +
> > PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.in
> > f
> > > > +
> > > >
> > PerformanceLib|MdePkg/Library/BasePerformanceLibNull/Ba
> > sePerformance
> > > > LibNull.inf
> > > > +
> > PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf
> > > > +
> > > >
> > RealTimeClockLib|EmbeddedPkg/Library/VirtualRealTimeClo
> > ckLib/VirtualRea
> > > > lTimeClockLib.inf
> > > > +
> > TimeBaseLib|EmbeddedPkg/Library/TimeBaseLib/TimeBaseLib
> > .inf
> > > > +
> > SemihostLib|ArmPkg/Library/SemihostLib/SemihostLib.inf
> > > > +
> > > > +
> > > >
> > SerialPortLib|MdeModulePkg/Library/BaseSerialPortLib165
> > 50/BaseSerialPort
> > > > Lib16550.inf
> > > > +
> > > >
> > PlatformHookLib|Platform/Intel/Stratix10/Library/Platfo
> > rmHookLib/Platform
> > > > HookLib.inf
> > > > +
> > > > +
> > > >
> > SynchronizationLib|MdePkg/Library/BaseSynchronizationLi
> > b/BaseSynchroniz
> > > > ationLib.inf
> > > > +
> > > >
> > UefiBootManagerLib|MdeModulePkg/Library/UefiBootManager
> > Lib/UefiBoot
> > > > ManagerLib.inf
> > > > +
> > > >
> > PlatformBootManagerLib|ArmPkg/Library/PlatformBootManag
> > erLib/Platfor
> > > > mBootManagerLib.inf
> > > > +
> > BootLogoLib|MdeModulePkg/Library/BootLogoLib/BootLogoLi
> > b.inf
> > > > +
> > > > +
> > TimerLib|ArmPkg/Library/ArmArchTimerLib/ArmArchTimerLib
> > .inf
> > > > +
> > > > +
> > > >
> > UefiApplicationEntryPoint|MdePkg/Library/UefiApplicatio
> > nEntryPoint/UefiAp
> > > > plicationEntryPoint.inf
> > > > +
> > > >
> > UefiBootServicesTableLib|MdePkg/Library/UefiBootService
> > sTableLib/UefiBoo
> > > > tServicesTableLib.inf
> > > > +
> > > >
> > UefiDecompressLib|MdePkg/Library/BaseUefiDecompressLib/
> > BaseUefiDeco
> > > > mpressLib.inf
> > > > +
> > > >
> > UefiDriverEntryPoint|MdePkg/Library/UefiDriverEntryPoin
> > t/UefiDriverEntryP
> > > > oint.inf
> > > > +
> > > >
> > UefiHiiServicesLib|MdeModulePkg/Library/UefiHiiServices
> > Lib/UefiHiiServices
> > > > Lib.inf
> > > > +  UefiLib|MdePkg/Library/UefiLib/UefiLib.inf
> > > > +
> > UefiRuntimeLib|MdePkg/Library/UefiRuntimeLib/UefiRuntim
> > eLib.inf
> > > > +
> > > >
> > UefiRuntimeServicesTableLib|MdePkg/Library/UefiRuntimeS
> > ervicesTableLib/
> > > > UefiRuntimeServicesTableLib.inf
> > > > +
> > > > +
> > DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeService
> > sLib.inf
> > > > +
> > > >
> > ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatu
> > sCodeLib/Dxe
> > > > ReportStatusCodeLib.inf
> > > > +
> > PciLib|MdePkg/Library/BasePciLibPciExpress/BasePciLibPc
> > iExpress.inf
> > > > +
> > PciExpressLib|MdePkg/Library/BasePciExpressLib/BasePciE
> > xpressLib.inf
> > > > +
> > > > +
> > > >
> > CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibNull/DxeCa
> > psuleLibNull.in
> > > > f
> > > > +#
> > > >
> > GenericBdsLib|IntelFrameworkModulePkg/Library/GenericBd
> > sLib/GenericBd
> > > > sLib.inf
> > > > +
> > > >
> > CustomizedDisplayLib|MdeModulePkg/Library/CustomizedDis
> > playLib/Custo
> > > > mizedDisplayLib.inf
> > > > +
> > > > +  #
> > > > +  # Secure Boot dependencies
> > > > +  #
> > > > +!if $(SECURE_BOOT_ENABLE) == TRUE
> > > > +
> > IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLi
> > b.inf
> > > > +
> > OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf
> > > > +
> > > >
> > TpmMeasurementLib|SecurityPkg/Library/DxeTpmMeasurement
> > Lib/DxeTp
> > > > mMeasurementLib.inf
> > > > +
> > AuthVariableLib|SecurityPkg/Library/AuthVariableLib/Aut
> > hVariableLib.inf
> > > > +
> > BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLi
> > b.inf
> > > > +
> > > > +  # re-use the UserPhysicalPresent() dummy
> > implementation from the ovmf
> > > > tree
> > > > +
> > > >
> > PlatformSecureLib|OvmfPkg/Library/PlatformSecureLib/Pla
> > tformSecureLib.in
> > > > f
> > > > +!else
> > > > +
> > > >
> > TpmMeasurementLib|MdeModulePkg/Library/TpmMeasurementLi
> > bNull/Tp
> > > > mMeasurementLibNull.inf
> > > > +
> > > >
> > AuthVariableLib|MdeModulePkg/Library/AuthVariableLibNul
> > l/AuthVariableL
> > > > ibNull.inf
> > > > +!endif
> > > > +
> > VarCheckLib|MdeModulePkg/Library/VarCheckLib/VarCheckLi
> > b.inf
> > > > +
> > > > +  #-------------------------------
> > > > +  # These libraries are used by the dynamic EFI
> > Shell commands
> > > > +  #-------------------------------
> > > > +
> > ShellLib|ShellPkg/Library/UefiShellLib/UefiShellLib.inf
> > > > +
> > FileHandleLib|MdePkg/Library/UefiFileHandleLib/UefiFile
> > HandleLib.inf
> > > > +
> > SortLib|MdeModulePkg/Library/UefiSortLib/UefiSortLib.in
> > f
> > > > +
> > > > +  #-------------------------------
> > > > +  # Build Debug / Release
> > > > +  #-------------------------------
> > > > +!if $(TARGET) == RELEASE
> > > > +
> > DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNu
> > ll.inf
> > > > +!else
> > > > +
> > > >
> > DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebu
> > gLibSerialPort.i
> > > > nf
> > > > +!endif
> > > > +
> > > > +
> > > >
> > DebugAgentLib|MdeModulePkg/Library/DebugAgentLibNull/De
> > bugAgentLib
> > > > Null.inf
> > > > +
> > > >
> > DebugAgentTimerLib|EmbeddedPkg/Library/DebugAgentTimerL
> > ibNull/Debu
> > > > gAgentTimerLibNull.inf
> > > > +
> > > >
> > DebugPrintErrorLevelLib|MdePkg/Library/BaseDebugPrintEr
> > rorLevelLib/Base
> > > > DebugPrintErrorLevelLib.inf
> > > > +
> > > >
> > PeCoffExtraActionLib|ArmPkg/Library/DebugPeCoffExtraAct
> > ionLib/DebugPeC
> > > > offExtraActionLib.inf
> > > > +
> > > > +[LibraryClasses.common.SEC,
> > LibraryClasses.common.PEI_CORE]
> > > > +  ArmLib|ArmPkg/Library/ArmLib/ArmBaseLib.inf
> > > > +
> > ArmMmuLib|ArmPkg/Library/ArmMmuLib/ArmMmuBaseLib.inf
> > > > +
> > > >
> > ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatu
> > sCodeLib/Dxe
> > > > ReportStatusCodeLib.inf
> > > > +
> > > >
> > UefiDecompressLib|MdePkg/Library/BaseUefiDecompressLib/
> > BaseUefiDeco
> > > > mpressLib.inf
> > > > +
> > > >
> > ExtractGuidedSectionLib|EmbeddedPkg/Library/PrePiExtrac
> > tGuidedSectionLi
> > > > b/PrePiExtractGuidedSectionLib.inf
> > > > +
> > > >
> > LzmaDecompressLib|MdeModulePkg/Library/LzmaCustomDecomp
> > ressLib/Lz
> > > > maCustomDecompressLib.inf
> > > > +
> > > > +
> > PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.in
> > f
> > > > +
> > > > +
> > HobLib|EmbeddedPkg/Library/PrePiHobLib/PrePiHobLib.inf
> > > > +
> > > >
> > PrePiHobListPointerLib|ArmPlatformPkg/Library/PrePiHobL
> > istPointerLib/PreP
> > > > iHobListPointerLib.inf
> > > > +
> > > >
> > MemoryAllocationLib|EmbeddedPkg/Library/PrePiMemoryAllo
> > cationLib/Pre
> > > > PiMemoryAllocationLib.inf
> > > > +
> > > >
> > PerformanceLib|MdeModulePkg/Library/PeiPerformanceLib/P
> > eiPerformance
> > > > Lib.inf
> > > > +
> > PlatformPeiLib|ArmPlatformPkg/PlatformPei/PlatformPeiLi
> > b.inf
> > > > +
> > MemoryInitPeiLib|ArmPlatformPkg/MemoryInitPei/MemoryIni
> > tPeiLib.inf
> > > > +
> > > > +[LibraryClasses.common.DXE_DRIVER,
> > > > LibraryClasses.common.UEFI_APPLICATION,
> > > > LibraryClasses.common.UEFI_DRIVER]
> > > > +
> > > >
> > ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatu
> > sCodeLib/Dxe
> > > > ReportStatusCodeLib.inf
> > > > +
> > ArmGicArchLib|ArmPkg/Library/ArmGicArchLib/ArmGicArchLi
> > b.inf
> > > > +
> > > > +[LibraryClasses.common.PEI_CORE]
> > > > +
> > > >
> > ExtractGuidedSectionLib|EmbeddedPkg/Library/PrePiExtrac
> > tGuidedSectionLi
> > > > b/PrePiExtractGuidedSectionLib.inf
> > > > +
> > HobLib|EmbeddedPkg/Library/PrePiHobLib/PrePiHobLib.inf
> > > > +
> > > >
> > LzmaDecompressLib|MdeModulePkg/Library/LzmaCustomDecomp
> > ressLib/Lz
> > > > maCustomDecompressLib.inf
> > > > +
> > > >
> > MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationL
> > ib/PeiMemory
> > > > AllocationLib.inf
> > > > +
> > > >
> > OemHookStatusCodeLib|MdeModulePkg/Library/OemHookStatus
> > CodeLibNu
> > > > ll/OemHookStatusCodeLibNull.inf
> > > > +
> > > >
> > PeCoffGetEntryPointLib|MdePkg/Library/BasePeCoffGetEntr
> > yPointLib/BaseP
> > > > eCoffGetEntryPointLib.inf
> > > > +
> > > >
> > PeiCoreEntryPoint|MdePkg/Library/PeiCoreEntryPoint/PeiC
> > oreEntryPoint.inf
> > > > +
> > PeiServicesLib|MdePkg/Library/PeiServicesLib/PeiService
> > sLib.inf
> > > > +
> > > >
> > PerformanceLib|MdeModulePkg/Library/PeiPerformanceLib/P
> > eiPerformance
> > > > Lib.inf
> > > > +
> > > >
> > PrePiHobListPointerLib|ArmPlatformPkg/Library/PrePiHobL
> > istPointerLib/PreP
> > > > iHobListPointerLib.inf
> > > > +
> > PrePiLib|EmbeddedPkg/Library/PrePiLib/PrePiLib.inf
> > > > +
> > > >
> > ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatu
> > sCodeLib/Dxe
> > > > ReportStatusCodeLib.inf
> > > > +
> > > >
> > UefiDecompressLib|MdePkg/Library/BaseUefiDecompressLib/
> > BaseUefiDeco
> > > > mpressLib.inf
> > > > +
> > > >
> > PeiCrc32GuidedSectionExtractLib|MdeModulePkg/Library/Pe
> > iCrc32GuidedSe
> > > > ctionExtractLib/PeiCrc32GuidedSectionExtractLib.inf
> > > > +
> > > > +[LibraryClasses.common.DXE_CORE]
> > > > +
> > PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf
> > > > +
> > > >
> > DxeCoreEntryPoint|MdePkg/Library/DxeCoreEntryPoint/DxeC
> > oreEntryPoint.i
> > > > nf
> > > > +
> > DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeService
> > sLib.inf
> > > > +
> > > >
> > ExtractGuidedSectionLib|MdePkg/Library/DxeExtractGuided
> > SectionLib/DxeE
> > > > xtractGuidedSectionLib.inf
> > > > +
> > HobLib|MdePkg/Library/DxeCoreHobLib/DxeCoreHobLib.inf
> > > > +
> > > >
> > MemoryAllocationLib|MdeModulePkg/Library/DxeCoreMemoryA
> > llocationLib
> > > > /DxeCoreMemoryAllocationLib.inf
> > > > +
> > > >
> > PerformanceLib|MdeModulePkg/Library/DxeCorePerformanceL
> > ib/DxeCoreP
> > > > erformanceLib.inf
> > > > +
> > > >
> > ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatu
> > sCodeLib/Dxe
> > > > ReportStatusCodeLib.inf
> > > > +
> > > >
> > UefiDecompressLib|MdePkg/Library/BaseUefiDecompressLib/
> > BaseUefiDeco
> > > > mpressLib.inf
> > > > +
> > > > +[LibraryClasses.common.DXE_DRIVER]
> > > > +
> > DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeService
> > sLib.inf
> > > > +
> > > >
> > MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocation
> > Lib/UefiMemor
> > > > yAllocationLib.inf
> > > > +
> > > >
> > SecurityManagementLib|MdeModulePkg/Library/DxeSecurityM
> > anagementLi
> > > > b/DxeSecurityManagementLib.inf
> > > > +
> > > >
> > PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/D
> > xePerforman
> > > > ceLib.inf
> > > > +
> > > >
> > ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatu
> > sCodeLib/Dxe
> > > > ReportStatusCodeLib.inf
> > > > +
> > > > +[LibraryClasses.common.UEFI_APPLICATION]
> > > > +
> > HiiLib|MdeModulePkg/Library/UefiHiiLib/UefiHiiLib.inf
> > > > +
> > > >
> > MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocation
> > Lib/UefiMemor
> > > > yAllocationLib.inf
> > > > +
> > > >
> > PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/D
> > xePerforman
> > > > ceLib.inf
> > > > +
> > > >
> > UefiDecompressLib|MdePkg/Library/BaseUefiDecompressLib/
> > BaseUefiDeco
> > > > mpressLib.inf
> > > > +
> > > > +[LibraryClasses.common.UEFI_DRIVER]
> > > > +
> > DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeService
> > sLib.inf
> > > > +
> > > >
> > ExtractGuidedSectionLib|MdePkg/Library/DxeExtractGuided
> > SectionLib/DxeE
> > > > xtractGuidedSectionLib.inf
> > > > +
> > > >
> > MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocation
> > Lib/UefiMemor
> > > > yAllocationLib.inf
> > > > +
> > > >
> > PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/D
> > xePerforman
> > > > ceLib.inf
> > > > +
> > > >
> > ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatu
> > sCodeLib/Dxe
> > > > ReportStatusCodeLib.inf
> > > > +
> > > >
> > UefiDecompressLib|MdePkg/Library/BaseUefiDecompressLib/
> > BaseUefiDeco
> > > > mpressLib.inf
> > > > +
> > > > +[LibraryClasses.common.DXE_RUNTIME_DRIVER]
> > > > +!if $(SECURE_BOOT_ENABLE) == TRUE
> > > > +
> > BaseCryptLib|CryptoPkg/Library/BaseCryptLib/RuntimeCryp
> > tLib.inf
> > > > +!endif
> > > > +
> > > >
> > CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibNull/DxeCa
> > psuleLibNull.in
> > > > f
> > > > +  HobLib|MdePkg/Library/DxeHobLib/DxeHobLib.inf
> > > > +
> > > >
> > MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocation
> > Lib/UefiMemor
> > > > yAllocationLib.inf
> > > > +
> > > >
> > ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatu
> > sCodeLib/Dxe
> > > > ReportStatusCodeLib.inf
> > > > +
> > > > +[LibraryClasses.AARCH64.DXE_RUNTIME_DRIVER]
> > > > +  #
> > > > +  # PSCI support in EL3 may not be available if we
> > are not running under a
> > > > PSCI
> > > > +  # compliant secure firmware, but since the
> > default VExpress
> > > > EfiResetSystemLib
> > > > +  # cannot be supported at runtime (due to the
> > fact that the syscfg MMIO
> > > > registers
> > > > +  # cannot be runtime remapped), it is our best
> > bet to get ResetSystem
> > > > functionality
> > > > +  # on these platforms.
> > > > +  #
> > > > +
> > > >
> > EfiResetSystemLib|ArmPkg/Library/ArmPsciResetSystemLib/
> > ArmPsciResetSys
> > > > temLib.inf
> > > > +
> > > > +[LibraryClasses.ARM, LibraryClasses.AARCH64]
> > > > +  # It is not possible to prevent the ARM compiler
> > for generic intrinsic
> > > > functions.
> > > > +  # This library provides the instrinsic functions
> > generate by a given
> > > > compiler.
> > > > +  # [LibraryClasses.ARM] and NULL mean link this
> > library into all ARM
> > > > images.
> > > > +  #
> > > > +
> > NULL|ArmPkg/Library/CompilerIntrinsicsLib/CompilerIntri
> > nsicsLib.inf
> > > > +
> > > > +  # Add support for GCC stack protector
> > > > +
> > NULL|MdePkg/Library/BaseStackCheckLib/BaseStackCheckLib
> > .inf
> > > > +
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +#
> > > > +# Components Section - list of all EDK II Modules
> > needed by this Platform
> > > > +#
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +[Components.common]
> > > > +  MdeModulePkg/Universal/PCD/Dxe/Pcd.inf {
> > > > +    <LibraryClasses>
> > > > +
> > PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf
> > > > +  }
> > > > +
> > > > +
> > EmbeddedPkg/SimpleTextInOutSerial/SimpleTextInOutSerial
> > .inf
> > > > +
> > > > +  ArmPlatformPkg/PrePi/PeiUniCore.inf {
> > > > +    <LibraryClasses>
> > > > +
> > PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf
> > > > +  }
> > > > +
> > > > +  #
> > > > +  # DXE
> > > > +  #
> > > > +  MdeModulePkg/Core/Dxe/DxeMain.inf {
> > > > +    <LibraryClasses>
> > > > +
> > #PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.in
> > f
> > > > +
> > > >
> > NULL|MdeModulePkg/Library/DxeCrc32GuidedSectionExtractL
> > ib/DxeCrc32G
> > > > uidedSectionExtractLib.inf
> > > > +  }
> > > > +
> > > > +
> > MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf
> > > > +
> > MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.in
> > f
> > > > +
> > MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.
> > inf
> > > > +
> > MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDx
> > e.inf
> > > > +  MdeModulePkg/Universal/BdsDxe/BdsDxe.inf
> > > > +  MdeModulePkg/Application/UiApp/UiApp.inf {
> > > > +     <LibraryClasses>
> > > > +
> > > >
> > NULL|MdeModulePkg/Library/DeviceManagerUiLib/DeviceMana
> > gerUiLib.inf
> > > > +
> > NULL|MdeModulePkg/Library/BootManagerUiLib/BootManagerU
> > iLib.inf
> > > > +
> > > >
> > NULL|MdeModulePkg/Library/BootMaintenanceManagerUiLib/B
> > ootMainten
> > > > anceManagerUiLib.inf
> > > > +  }
> > > > +
> > > > +  ArmPkg/Drivers/TimerDxe/TimerDxe.inf
> > > > +  ArmPkg/Drivers/ArmGic/ArmGicDxe.inf
> > > > +  ArmPkg/Drivers/CpuDxe/CpuDxe.inf
> > > > +  ArmPkg/Filesystem/SemihostFs/SemihostFs.inf
> > > > +
> > > > +  FatPkg/EnhancedFatDxe/Fat.inf
> > > > +
> > > > +  EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf
> > > > +
> > EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntim
> > eDxe.inf
> > > > +  EmbeddedPkg/ResetRuntimeDxe/ResetRuntimeDxe.inf
> > > > +  MdeModulePkg/Universal/SerialDxe/SerialDxe.inf
> > > > +
> > > > +  MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf
> > > > +
> > MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntime
> > Dxe.inf
> > > > +
> > MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatfo
> > rmDxe.inf
> > > > +
> > MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitt
> > erDxe.inf
> > > > +
> > > >
> > MdeModulePkg/Universal/Console/GraphicsConsoleDxe/Graph
> > icsConsoleDx
> > > > e.inf
> > > > +
> > MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.
> > inf
> > > > +
> > MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf
> > > > +
> > MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.i
> > nf
> > > > +
> > > >
> > MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe
> > /EnglishDxe.inf
> > > > +
> > > >
> > MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultToler
> > antWriteDxe.inf
> > > > +
> > > >
> > MdeModulePkg/Universal/FvSimpleFileSystemDxe/FvSimpleFi
> > leSystemDxe.in
> > > > f
> > > > +
> > > >
> > MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/Monot
> > onicCount
> > > > erRuntimeDxe.inf
> > > > +
> > MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.
> > inf
> > > > +
> > MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRunt
> > imeDxe.inf {
> > > > +    <LibraryClasses>
> > > > +
> > NULL|MdeModulePkg/Library/VarCheckUefiLib/VarCheckUefiL
> > ib.inf
> > > > +  }
> > > > +
> > MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.i
> > nf
> > > > +
> > > > +  # Multimedia Card Interface
> > > > +  EmbeddedPkg/Universal/MmcDxe/MmcDxe.inf
> > > > +  EmbeddedPkg/Drivers/DwEmmcDxe/DwEmmcDxe.inf
> > > > +
> > > > +  # Shell
> > > > +  ShellPkg/Application/Shell/Shell.inf {
> > > > +    <LibraryClasses>
> > > > +
> > > >
> > ShellCommandLib|ShellPkg/Library/UefiShellCommandLib/Ue
> > fiShellComman
> > > > dLib.inf
> > > > +
> > > >
> > NULL|ShellPkg/Library/UefiShellLevel2CommandsLib/UefiSh
> > ellLevel2Comma
> > > > ndsLib.inf
> > > > +
> > > >
> > NULL|ShellPkg/Library/UefiShellLevel1CommandsLib/UefiSh
> > ellLevel1Comma
> > > > ndsLib.inf
> > > > +
> > > >
> > NULL|ShellPkg/Library/UefiShellLevel3CommandsLib/UefiSh
> > ellLevel3Comma
> > > > ndsLib.inf
> > > > +
> > > >
> > NULL|ShellPkg/Library/UefiShellDriver1CommandsLib/UefiS
> > hellDriver1Comm
> > > > andsLib.inf
> > > > +
> > > >
> > NULL|ShellPkg/Library/UefiShellDebug1CommandsLib/UefiSh
> > ellDebug1Com
> > > > mandsLib.inf
> > > > +
> > > >
> > NULL|ShellPkg/Library/UefiShellInstall1CommandsLib/Uefi
> > ShellInstall1Comm
> > > > andsLib.inf
> > > > +#
> > > >
> > NULL|ShellPkg/Library/UefiShellNetwork1CommandsLib/Uefi
> > ShellNetwork1C
> > > > ommandsLib.inf
> > > > +
> > > >
> > HandleParsingLib|ShellPkg/Library/UefiHandleParsingLib/
> > UefiHandleParsingL
> > > > ib.inf
> > > > +
> > PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf
> > > > +
> > > >
> > BcfgCommandLib|ShellPkg/Library/UefiShellBcfgCommandLib
> > /UefiShellBcfgC
> > > > ommandLib.inf
> > > > +
> > > > +    <PcdsFixedAtBuild>
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0xFF
> > > > +
> > gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FA
> > LSE
> > > > +
> > gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize|8
> > 000
> > > > +  }
> > > > +
> > > > +  #
> > > > +  # Platform Specific Init for DXE phase
> > > > +  #
> > > > +
> > Platform/Intel/Stratix10/Drivers/IntelPlatformDxe/Intel
> > PlatformDxe.inf
> > > > +
> > > > +[BuildOptions]
> > > > +  #-------------------------------
> > > > +  # Common
> > > > +  #-------------------------------
> > > > +  GCC:RELEASE_*_*_CC_FLAGS  = -DMDEPKG_NDEBUG
> > > > +  GCC:RELEASE_*_*_DLINK_FLAGS  = -z noexecstack -z
> > relro -z now
> > > > +
> > > > diff --git
> > a/Platform/Intel/Stratix10/Stratix10SoCPkg.fdf
> > > > b/Platform/Intel/Stratix10/Stratix10SoCPkg.fdf
> > > > new file mode 100755
> > > > index 000000000000..2c4e5ee887ca
> > > > --- /dev/null
> > > > +++ b/Platform/Intel/Stratix10/Stratix10SoCPkg.fdf
> > > > @@ -0,0 +1,253 @@
> > > > +#
> > > > +#  Copyright (c) 2019, Intel All rights reserved.
> > > > +#
> > > > +#  SPDX-License-Identifier: BSD-2-Clause-Patent
> > > > +#
> > > > +
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +#
> > > > +# FD Section
> > > > +# The [FD] Section is made up of the definition
> > statements and a
> > > > +# description of what goes into  the Flash Device
> > Image.  Each FD section
> > > > +# defines one flash "device" image.  A flash
> > device image may be one of
> > > > +# the following: Removable media bootable image
> > (like a boot floppy
> > > > +# image,) an Option ROM image (that would be
> > "flashed" into an add-in
> > > > +# card,) a System "Flash"  image (that would be
> > burned into a system's
> > > > +# flash) or an Update ("Capsule") image that will
> > be used to update and
> > > > +# existing system flash.
> > > > +#
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +
> > > > +[FD.IntelStratix10_EFI]
> > > > +BaseAddress   =
> > 0x0050000|gArmTokenSpaceGuid.PcdFdBaseAddress  # The
> > > > base address of the Firmware in remapped DRAM.
> > > > +Size          =
> > 0x00100000|gArmTokenSpaceGuid.PcdFdSize         # The
> > size in
> > > > bytes
> > > > +ErasePolarity = 1
> > > > +BlockSize     = 0x00000001
> > > > +NumBlocks     = 0x00100000
> > > > +
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +#
> > > > +# FD Region layout
> > > > +#
> > > > +# A Layout Region start with a eight digit hex
> > offset (leading "0x" required)
> > > > +# followed by the pipe "|" character,
> > > > +# followed by the size of the region, also in hex
> > with the leading "0x"
> > > > characters.
> > > > +# Must be defined in ascending order and may not
> > overlap.
> > > > +# Like:
> > > > +# Offset|Size
> > > > +# PcdOffsetCName|PcdSizeCName
> > > > +# RegionType <FV, DATA, or FILE>
> > > > +#
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +0x00000000|0x00100000
> > > >
> > +gArmTokenSpaceGuid.PcdFvBaseAddress|gArmTokenSpaceGuid
> > .PcdFvSize
> > > > +FV = FV_PEIDXE
> > > > +
> > > > +[FV.FV_PEIDXE]
> > > > +FvAlignment        = 8
> > > > +ERASE_POLARITY     = 1
> > > > +MEMORY_MAPPED      = TRUE
> > > > +STICKY_WRITE       = TRUE
> > > > +LOCK_CAP           = TRUE
> > > > +LOCK_STATUS        = TRUE
> > > > +WRITE_DISABLED_CAP = TRUE
> > > > +WRITE_ENABLED_CAP  = TRUE
> > > > +WRITE_STATUS       = TRUE
> > > > +WRITE_LOCK_CAP     = TRUE
> > > > +WRITE_LOCK_STATUS  = TRUE
> > > > +READ_DISABLED_CAP  = TRUE
> > > > +READ_ENABLED_CAP   = TRUE
> > > > +READ_STATUS        = TRUE
> > > > +READ_LOCK_CAP      = TRUE
> > > > +READ_LOCK_STATUS   = TRUE
> > > > +
> > > > +  INF ArmPlatformPkg/PrePi/PeiUniCore.inf
> > > > +
> > > > +  FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-
> > E77F1DB2D792 {
> > > > +    SECTION GUIDED EE4E5898-3914-4259-9D6E-
> > DC7BD79403CF
> > > > PROCESSING_REQUIRED = TRUE {
> > > > +      SECTION FV_IMAGE = FV_DXE
> > > > +    }
> > > > +  }
> > > > +
> > > > +[FV.FV_DXE]
> > > > +BlockSize          = 0x00000001
> > > > +NumBlocks          = 0         # This FV gets
> > compressed so make it just big
> > > > enough
> > > > +FvAlignment        = 8         # FV alignment and
> > FV attributes setting.
> > > > +ERASE_POLARITY     = 1
> > > > +MEMORY_MAPPED      = TRUE
> > > > +STICKY_WRITE       = TRUE
> > > > +LOCK_CAP           = TRUE
> > > > +LOCK_STATUS        = TRUE
> > > > +WRITE_DISABLED_CAP = TRUE
> > > > +WRITE_ENABLED_CAP  = TRUE
> > > > +WRITE_STATUS       = TRUE
> > > > +WRITE_LOCK_CAP     = TRUE
> > > > +WRITE_LOCK_STATUS  = TRUE
> > > > +READ_DISABLED_CAP  = TRUE
> > > > +READ_ENABLED_CAP   = TRUE
> > > > +READ_STATUS        = TRUE
> > > > +READ_LOCK_CAP      = TRUE
> > > > +READ_LOCK_STATUS   = TRUE
> > > > +FvNameGuid         = 5eda4200-2c5f-43cb-9da3-
> > 0baf74b1b30c
> > > > +
> > > > +  INF MdeModulePkg/Core/Dxe/DxeMain.inf
> > > > +  INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf
> > > > +  INF
> > > >
> > EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntim
> > eDxe.inf
> > > > +
> > > > +  #
> > > > +  # PI DXE Drivers producing Architectural
> > Protocols (EFI Services)
> > > > +  #
> > > > +  INF ArmPkg/Drivers/CpuDxe/CpuDxe.inf
> > > > +  INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf
> > > > +  INF
> > MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.
> > inf
> > > > +  INF
> > > >
> > MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntime
> > Dxe.inf
> > > > +  INF
> > > >
> > MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRunt
> > imeDxe.inf
> > > > +  INF
> > > >
> > MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultToler
> > antWriteDxe.inf
> > > > +  INF
> > > >
> > MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/Monot
> > onicCount
> > > > erRuntimeDxe.inf
> > > > +  INF
> > EmbeddedPkg/ResetRuntimeDxe/ResetRuntimeDxe.inf
> > > > +  INF EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf
> > > > +  INF
> > EmbeddedPkg/SimpleTextInOutSerial/SimpleTextInOutSerial
> > .inf
> > > > +
> > > > +  # Multiple Console IO support
> > > > +  INF
> > > >
> > MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatfo
> > rmDxe.inf
> > > > +  INF
> > MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitt
> > erDxe.inf
> > > > +  INF
> > MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.
> > inf
> > > > +  INF
> > MdeModulePkg/Universal/SerialDxe/SerialDxe.inf
> > > > +  INF
> > MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.in
> > f
> > > > +
> > > > +  # ARM packages
> > > > +  INF ArmPkg/Drivers/ArmGic/ArmGicDxe.inf
> > > > +  INF ArmPkg/Drivers/TimerDxe/TimerDxe.inf
> > > > +  INF
> > MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.i
> > nf
> > > > +
> > > > +  # FAT filesystem + GPT/MBR partitioning
> > > > +  INF
> > MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf
> > > > +  INF
> > MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.i
> > nf
> > > > +  INF FatPkg/EnhancedFatDxe/Fat.inf
> > > > +  INF
> > > >
> > MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe
> > /EnglishDxe.inf
> > > > +
> > > > +  # Multimedia Card Interface
> > > > +  INF EmbeddedPkg/Universal/MmcDxe/MmcDxe.inf
> > > > +  INF EmbeddedPkg/Drivers/DwEmmcDxe/DwEmmcDxe.inf
> > > > +
> > > > +  # Platform Specific Init for DXE phase
> > > > +  INF
> > > >
> > Platform/Intel/Stratix10/Drivers/IntelPlatformDxe/Intel
> > PlatformDxe.inf
> > > > +
> > > > +  # UEFI application (Shell Embedded Boot Loader)
> > > > +  INF ShellPkg/Application/Shell/Shell.inf
> > > > +
> > > > +  # Bds
> > > > +  INF
> > MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf
> > > > +  INF MdeModulePkg/Universal/BdsDxe/BdsDxe.inf
> > > > +  INF MdeModulePkg/Application/UiApp/UiApp.inf
> > > > +  INF
> > MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDx
> > e.inf
> > > > +  INF
> > MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.
> > inf
> > > > +
> > > > +  # FV Filesystem
> > > > +  INF
> > > >
> > MdeModulePkg/Universal/FvSimpleFileSystemDxe/FvSimpleFi
> > leSystemDxe.in
> > > > f
> > > > +
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +#
> > > > +# Rules are use with the [FV] section's module INF
> > type to define
> > > > +# how an FFS file is created for a given INF file.
> > The following Rule are the
> > > > default
> > > > +# rules for the different module type. User can
> > add the customized rules to
> > > > define the
> > > > +# content of the FFS file.
> > > > +#
> > > >
> > +######################################################
> > #########
> > > > #################
> > > > +
> > > > +
> > > >
> > +######################################################
> > #########
> > > > #############
> > > > +# Example of a DXE_DRIVER FFS file with a Checksum
> > encapsulation section
> > > > #
> > > >
> > +######################################################
> > #########
> > > > #############
> > > > +#
> > > > +#[Rule.Common.DXE_DRIVER]
> > > > +#  FILE DRIVER = $(NAMED_GUID) {
> > > > +#    DXE_DEPEX    DXE_DEPEX               Optional
> > > > $(INF_OUTPUT)/$(MODULE_NAME).depex
> > > > +#    COMPRESS PI_STD {
> > > > +#      GUIDED {
> > > > +#        PE32     PE32
> > $(INF_OUTPUT)/$(MODULE_NAME).efi
> > > > +#        UI       STRING="$(MODULE_NAME)" Optional
> > > > +#        VERSION  STRING="$(INF_VERSION)" Optional
> > > > BUILD_NUM=$(BUILD_NUMBER)
> > > > +#      }
> > > > +#    }
> > > > +#  }
> > > > +#
> > > >
> > +######################################################
> > #########
> > > > #############
> > > > +
> > > > +[Rule.Common.SEC]
> > > > +  FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED FIXED {
> > > > +    TE  TE Align = Auto
> > $(INF_OUTPUT)/$(MODULE_NAME).efi
> > > > +  }
> > > > +
> > > > +[Rule.Common.PEI_CORE]
> > > > +  FILE PEI_CORE = $(NAMED_GUID) FIXED {
> > > > +    TE     TE Align = Auto
> > $(INF_OUTPUT)/$(MODULE_NAME).efi
> > > > +    UI     STRING ="$(MODULE_NAME)" Optional
> > > > +  }
> > > > +
> > > > +[Rule.Common.PEIM]
> > > > +  FILE PEIM = $(NAMED_GUID) FIXED {
> > > > +     PEI_DEPEX PEI_DEPEX Optional
> > > > $(INF_OUTPUT)/$(MODULE_NAME).depex
> > > > +     TE       TE Align = Auto
> > $(INF_OUTPUT)/$(MODULE_NAME).efi
> > > > +     UI       STRING="$(MODULE_NAME)" Optional
> > > > +  }
> > > > +
> > > > +[Rule.Common.PEIM.TIANOCOMPRESSED]
> > > > +  FILE PEIM = $(NAMED_GUID) DEBUG_MYTOOLS_IA32 {
> > > > +    PEI_DEPEX PEI_DEPEX Optional
> > > > $(INF_OUTPUT)/$(MODULE_NAME).depex
> > > > +    GUIDED A31280AD-481E-41B6-95E8-127F4C984779
> > > > PROCESSING_REQUIRED = TRUE {
> > > > +      PE32      PE32
> > $(INF_OUTPUT)/$(MODULE_NAME).efi
> > > > +      UI        STRING="$(MODULE_NAME)" Optional
> > > > +    }
> > > > +  }
> > > > +
> > > > +[Rule.Common.DXE_CORE]
> > > > +  FILE DXE_CORE = $(NAMED_GUID) {
> > > > +    PE32     PE32
> > $(INF_OUTPUT)/$(MODULE_NAME).efi
> > > > +    UI       STRING="$(MODULE_NAME)" Optional
> > > > +  }
> > > > +
> > > > +[Rule.Common.UEFI_DRIVER]
> > > > +  FILE DRIVER = $(NAMED_GUID) {
> > > > +    DXE_DEPEX    DXE_DEPEX              Optional
> > > > $(INF_OUTPUT)/$(MODULE_NAME).depex
> > > > +    PE32         PE32
> > $(INF_OUTPUT)/$(MODULE_NAME).efi
> > > > +    UI           STRING="$(MODULE_NAME)" Optional
> > > > +  }
> > > > +
> > > > +[Rule.Common.DXE_DRIVER]
> > > > +  FILE DRIVER = $(NAMED_GUID) {
> > > > +    DXE_DEPEX    DXE_DEPEX              Optional
> > > > $(INF_OUTPUT)/$(MODULE_NAME).depex
> > > > +    PE32         PE32
> > $(INF_OUTPUT)/$(MODULE_NAME).efi
> > > > +    UI           STRING="$(MODULE_NAME)" Optional
> > > > +  }
> > > > +
> > > > +[Rule.Common.DXE_RUNTIME_DRIVER]
> > > > +  FILE DRIVER = $(NAMED_GUID) {
> > > > +    DXE_DEPEX    DXE_DEPEX              Optional
> > > > $(INF_OUTPUT)/$(MODULE_NAME).depex
> > > > +    PE32         PE32
> > $(INF_OUTPUT)/$(MODULE_NAME).efi
> > > > +    UI           STRING="$(MODULE_NAME)" Optional
> > > > +  }
> > > > +
> > > > +[Rule.Common.UEFI_APPLICATION]
> > > > +  FILE APPLICATION = $(NAMED_GUID) {
> > > > +    UI     STRING ="$(MODULE_NAME)" Optional
> > > > +    PE32   PE32
> > $(INF_OUTPUT)/$(MODULE_NAME).efi
> > > > +  }
> > > > +
> > > > +[Rule.Common.UEFI_DRIVER.BINARY]
> > > > +  FILE DRIVER = $(NAMED_GUID) {
> > > > +    DXE_DEPEX DXE_DEPEX Optional      |.depex
> > > > +    PE32      PE32                    |.efi
> > > > +    UI        STRING="$(MODULE_NAME)" Optional
> > > > +    VERSION   STRING="$(INF_VERSION)" Optional
> > > > BUILD_NUM=$(BUILD_NUMBER)
> > > > +  }
> > > > +
> > > > +[Rule.Common.UEFI_APPLICATION.BINARY]
> > > > +  FILE APPLICATION = $(NAMED_GUID) {
> > > > +    PE32      PE32                    |.efi
> > > > +    UI        STRING="$(MODULE_NAME)" Optional
> > > > +    VERSION   STRING="$(INF_VERSION)" Optional
> > > > BUILD_NUM=$(BUILD_NUMBER)
> > > > +  }
> > > > +
> > > > +
> > > > +
> > > > diff --git a/Readme.md b/Readme.md
> > > > index 63e59f60b416..833c1757c025 100644
> > > > --- a/Readme.md
> > > > +++ b/Readme.md
> > > > @@ -229,6 +229,9 @@ they will be documented with
> > the platform.
> > > >  * [Kaby Lake](Platform/Intel/KabylakeOpenBoardPkg)
> > > >  * [Purley](Platform/Intel/PurleyOpenBoardPkg)
> > > >
> > > > +### SoCFPGA Platforms
> > > > +* [Stratix10](Platform/Intel/Stratix10)
> > > > +
> > > >  For more information, see the
> > > >  [EDK II Minimum Platform
> > Specification](https://edk2-docs.gitbooks.io/edk-
> > > > ii-minimum-platform-specification).
> > > >  ### Other Platforms
> > > > --
> > > > 2.19.0
> > >

  reply	other threads:[~2019-08-09  2:22 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-08-01 10:32 [PATCH v6 1/1] Platform: Intel: Add Stratix 10 platform support Loh, Tien Hock
2019-08-05  3:34 ` Loh, Tien Hock
2019-08-05  9:26   ` Leif Lindholm
2019-08-05  9:39     ` Loh, Tien Hock
2019-08-08 19:50     ` Michael D Kinney
2019-08-09  2:17       ` Loh, Tien Hock [this message]
2019-08-09 10:15         ` Leif Lindholm
2019-08-13  1:02           ` Loh, Tien Hock

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-list from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=EF88013823EA1B42AC7142BA7DA05E0634CD0351@PGSMSX110.gar.corp.intel.com \
    --to=devel@edk2.groups.io \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox