From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail04.groups.io (mail04.groups.io [45.79.224.9]) by spool.mail.gandi.net (Postfix) with ESMTPS id 76724AC06F3 for ; Mon, 15 Apr 2024 02:10:39 +0000 (UTC) DKIM-Signature: a=rsa-sha256; bh=tVupvb8c8YwRXmVI6PFCaIhwUGcV5WWmMimc21fobLo=; c=relaxed/simple; d=groups.io; h=From:To:CC:Subject:Thread-Topic:Thread-Index:Date:Message-ID:References:In-Reply-To:Accept-Language:msip_labels:MIME-Version:Precedence:List-Subscribe:List-Help:Sender:List-Id:Mailing-List:Delivered-To:Resent-Date:Resent-From:Reply-To:List-Unsubscribe-Post:List-Unsubscribe:Content-Language:Content-Type; s=20240206; t=1713147038; v=1; b=g76IT71W6wsc5IxyJiy3I8HmHvwzzTfTvk90CEFG9l1BLclXH0HMQ5y3y/IcBuJA/tpM6xHi EU7ttR6D+YNHgzwuzRavRbCshOm/r5tIjuij9/rU/JqqAtdxwfunx59whqdJzVomBCd0Pgn5i22 eBXjPjXXuC14rN078nYd6tH79PuWzjD9DYMWvng3h+ung4gcVTrY7zoHmfw9U8VfAfg2QOa18DQ Vo4a/7zndMfHeoaLsC3IEgmDmvyPN4zXRhvwbOJyg2yP838iYC518xke7rzndFA2M/9E3l3P1ph 9bD7GVZg3Kx0rMbLtLKfwfILnlBzeiI/9r934TzkGzhSQ== X-Received: by 127.0.0.2 with SMTP id jX13YY7687511xMdz6JmSPhy; Sun, 14 Apr 2024 19:10:38 -0700 X-Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) by mx.groups.io with SMTP id smtpd.web10.11655.1713147037540481954 for ; Sun, 14 Apr 2024 19:10:37 -0700 X-CSE-ConnectionGUID: bGHgO5VuSkur/afFKAsWgA== X-CSE-MsgGUID: BhgFmOFATCKzYNUQ+Xzd5g== X-IronPort-AV: E=McAfee;i="6600,9927,11044"; a="26031074" X-IronPort-AV: E=Sophos;i="6.07,202,1708416000"; d="scan'208,217";a="26031074" X-Received: from orviesa009.jf.intel.com ([10.64.159.149]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Apr 2024 19:10:37 -0700 X-CSE-ConnectionGUID: J8mL/EWkS1Gpu6ppQP+S/w== X-CSE-MsgGUID: OIj0JYV1RDaG9R8se52o+w== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.07,202,1708416000"; d="scan'208,217";a="21757544" X-Received: from orsmsx602.amr.corp.intel.com ([10.22.229.15]) by orviesa009.jf.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 14 Apr 2024 19:10:37 -0700 X-Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX602.amr.corp.intel.com (10.22.229.15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Sun, 14 Apr 2024 19:10:36 -0700 X-Received: from orsmsx612.amr.corp.intel.com (10.22.229.25) by ORSMSX610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Sun, 14 Apr 2024 19:10:36 -0700 X-Received: from orsedg603.ED.cps.intel.com (10.7.248.4) by orsmsx612.amr.corp.intel.com (10.22.229.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35 via Frontend Transport; Sun, 14 Apr 2024 19:10:36 -0700 X-Received: from NAM04-MW2-obe.outbound.protection.outlook.com (104.47.73.168) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.35; Sun, 14 Apr 2024 19:10:35 -0700 X-Received: from MN6PR11MB8244.namprd11.prod.outlook.com (2603:10b6:208:470::14) by SJ2PR11MB7454.namprd11.prod.outlook.com (2603:10b6:a03:4cc::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7472.29; Mon, 15 Apr 2024 02:10:31 +0000 X-Received: from MN6PR11MB8244.namprd11.prod.outlook.com ([fe80::8774:81a7:c5b7:5c2c]) by MN6PR11MB8244.namprd11.prod.outlook.com ([fe80::8774:81a7:c5b7:5c2c%7]) with mapi id 15.20.7452.049; Mon, 15 Apr 2024 02:10:31 +0000 From: "Ni, Ray" To: Chao Li , "devel@edk2.groups.io" CC: "Kumar, Rahul R" , Gerd Hoffmann , Leif Lindholm , "Ard Biesheuvel" , Sami Mujawar , Sunil V L , "Warkentin, Andrei" Subject: Re: [edk2-devel] [PATCH v3 07/13] UefiCpuPkg: Add CpuMmuLib.h to UefiCpuPkg Thread-Topic: [PATCH v3 07/13] UefiCpuPkg: Add CpuMmuLib.h to UefiCpuPkg Thread-Index: AQHajKvi6jgOUeF9nUiJV8a4a3TcnLFomrpS Date: Mon, 15 Apr 2024 02:10:31 +0000 Message-ID: References: <20240412073254.3486364-1-lichao@loongson.cn> <20240412073424.3487475-1-lichao@loongson.cn> In-Reply-To: <20240412073424.3487475-1-lichao@loongson.cn> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MN6PR11MB8244:EE_|SJ2PR11MB7454:EE_ x-ms-office365-filtering-correlation-id: 4e066ace-8fdf-46bc-9c59-08dc5cf13a56 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam-message-info: I1re98dermY8LYuqEUAIPZSUygXVd3fuUshaaAOAgpM9sucDUQw1lzivQHsyQ5K+SNMG9HvIhFNvuZ8NhkVGof9zJ2JmasnVIyfzSUkeiJfAFIFHvd+A3RzUfZKN5x3YZkxLrTv1AC6fo4jRERu6B7HWsZKDmjubfuuzGLmVz/0b5cQrTP4i8suAEJDVppZpTY+QaUJudv4quHNsneHvtEYU/l7hLrGU0K/ImM8r0bnInRznNqB2crI1OhK+8UprLEFRAqx6tMZ2ki+5HnOrsupdcGtAKj3y1ieov86Eq/7nKbri/SG2cwczJwhDihh8+cB+cBk0Y2ggC3FzG6WXs/OAUPIoKl2vnDm/a1btBbThSPyHC58bGEOw4TxHY1gbeJmHOOfVxEecBqfyU0tme6eGVqAwW+29co4ZAMIChUODIliMxLSCmuqKToYhC6jSyyQKPTna5uclreuNxwG6AudW7tK5uaD2agwn3s+7cfdrb9wMkOmM+LXcGaCFjc2piJqvwV8+zA+RH0q7zpKB+XCl8+0evCDrCPvgrWQWPOjGNkxREmj0/NsOnYL+GphqKhNqocNLdbFfKDA4wSPHByHUYg4zQNUpzPQjEC+dBISc+r7Mmmwe8YfsV36t7cHLAjGd6kIDFwP5C2p0NbmKFm6tjmu/gpeOqiAG6z0CQYU= x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?Vu9obAiykgR7UWqOSe0a3hEVnc4TSjP01DR8uYeF9Z09BcWHV6/oXFolkzDm?= =?us-ascii?Q?6Hv1+QM5pAa60V80Vt18+KeE8EyDTxAltx/yOyZAAqP7aTiGorM7o9kwJmYC?= =?us-ascii?Q?60FGPt63pyyah1tlUCenmgnGg+hk2X/kh3nPwnoOfXqgIcbNwAtM10XxSscc?= =?us-ascii?Q?qxqE4JV6/QgioGu+1PIkoPGt/AEnrkf/9SQs/hmBUJ1CD0cuilxV/hgEU9So?= =?us-ascii?Q?xSTeoJDCRe5mxj9iEwqGZU913y2b3ry8jaEboHxOcjnLKfqHgBrCpMRyLp+m?= =?us-ascii?Q?bQO1VA4dCi3eN51e/5tjTa4rn6OuAqkMcbqB81AZvfgETY40Jgrg5hvweNzr?= =?us-ascii?Q?xkrPjQrRnAAT+/tiCuQUkbRNKAFt5BdcyXBBdhPhFBGrctps1vcrRkWsp7wG?= =?us-ascii?Q?Xr8YsxrFtqbRylIxdw+7dU38/3XrepsjqfakVxLjtKQQga5ppOcXSbhNul+6?= =?us-ascii?Q?Wjg25Yc09BxKqIdXlIekuLvTcUUX30llnYUFWR+DLUugTU3bLZ0kcuM3o74V?= =?us-ascii?Q?tVAWO9UlxVxXnFC/h0aTTMhobPuDgrKpALNieKhLrxjSwaCsj1zJG4ww86lE?= =?us-ascii?Q?bwY+sQzSde+FMuE75Ws2N/zcBrAY4426dwmpjIW2BuVQ3pfnEe0LbhNPD7jn?= =?us-ascii?Q?EOCqWUY2CRDVD7eQDTBfWWir7oqJtkCyczq1PzpJdl1rf63SAeQ5DFmSNIUh?= =?us-ascii?Q?vfPSqvGanRhpKmtuxqyJgsFY1yjdXvhyneeSVaoU7Q5DE5gT4xV3Pac02WQS?= =?us-ascii?Q?IMECJrm2dNtZLoTkEe/vxxEkQdGCH1WodjAhYTTQ8RTZKpVQGKLX6uYfVWRL?= =?us-ascii?Q?lLF5VaPb8owYUKP4WbgcoB15GOabuL7EqsShLzFAsVZNhm2PHgsfp8Qwt2Fw?= =?us-ascii?Q?Kr7RohHFCmy9KeFRMeOggnpudmt80Q54UwOeWBNajKNYTUcQzJsMbAq/k18x?= =?us-ascii?Q?kdRy5fhpaGdsu/SMTX1p6Xpt4c5pRtJCKUlzvex/AQly5WPhVMUdupzvlc1l?= =?us-ascii?Q?/Zd/EUUDWVx06v4x/X9dZaka9YodPedGT4T9FQt8zjFp94VNkDfaSro3OiWi?= =?us-ascii?Q?E3HUk4NMdyS5Df7SYOthqZ0PgT7COobjcf+6E11lxux/Hv5nYHYFxOXawXxi?= =?us-ascii?Q?GlBkMFE1UPxTxKtx6WYy0w4FNZ7FLe4+91+CTyT4iu2q+LyM7FpGTHdo0LgP?= =?us-ascii?Q?XiicLYNUvzp/JPqRSHp7VoeI7EwFAkBlmWe8wV9ec5LVMFdmtxncDHJ8cVEH?= =?us-ascii?Q?Zuw6JH3YDziNwfOXynTT6azAOR5yMWDM4LUdVAaIamAR/zKbrWhDURP1/kLA?= =?us-ascii?Q?V2K7rP7ETEoSWct/M903swZZ51c8uG8cP++0SQkVD3tcAuo24bIW5yUMW8t+?= =?us-ascii?Q?XCx/4sdkk1gdHtcVN/rcsXsY2vaTSNXNXKVHKqwbZ2XX5t4s216/XQcBwriE?= =?us-ascii?Q?wjftDRMGdPyxlfClbb04IPg7w3Nds1c1hzky+TnQfmZxQ5C+W2VcSsIll2KH?= =?us-ascii?Q?V2gDvyHZQa7OHOHoErJtg1eVPdxCNj0vkhyesdBKU+J9JjuBucHTp8jTFbVY?= =?us-ascii?Q?Z+zyqnc88t36R7kZebs=3D?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MN6PR11MB8244.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4e066ace-8fdf-46bc-9c59-08dc5cf13a56 X-MS-Exchange-CrossTenant-originalarrivaltime: 15 Apr 2024 02:10:31.4991 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: ujF2W0eQJNbkZiMtvc08AdSAHAEG+1hSklqrL+nnkQVH9XRyAC4ddozTGa3XJY39b+nUkbKyCJq74iAVSzgiGQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ2PR11MB7454 X-OriginatorOrg: intel.com Precedence: Bulk List-Subscribe: List-Help: Sender: devel@edk2.groups.io List-Id: Mailing-List: list devel@edk2.groups.io; contact devel+owner@edk2.groups.io Resent-Date: Sun, 14 Apr 2024 19:10:37 -0700 Resent-From: ray.ni@intel.com Reply-To: devel@edk2.groups.io,ray.ni@intel.com List-Unsubscribe-Post: List-Unsubscribe=One-Click List-Unsubscribe: X-Gm-Message-State: DZPJSUGkSV7RaTszev5FqI8Jx7686176AA= Content-Language: en-US Content-Type: multipart/alternative; boundary="_000_MN6PR11MB82446DCBFEBD3FB9373D91458C092MN6PR11MB8244namp_" X-GND-Status: LEGIT Authentication-Results: spool.mail.gandi.net; dkim=pass header.d=groups.io header.s=20240206 header.b=g76IT71W; dmarc=fail reason="SPF not aligned (relaxed), DKIM not aligned (relaxed)" header.from=intel.com (policy=none); spf=pass (spool.mail.gandi.net: domain of bounce@groups.io designates 45.79.224.9 as permitted sender) smtp.mailfrom=bounce@groups.io --_000_MN6PR11MB82446DCBFEBD3FB9373D91458C092MN6PR11MB8244namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Reviewed-by: Ray Ni Thanks, Ray ________________________________ From: Chao Li Sent: Friday, April 12, 2024 15:34 To: devel@edk2.groups.io Cc: Ni, Ray ; Kumar, Rahul R ; G= erd Hoffmann ; Leif Lindholm = ; Ard Biesheuvel ; Sami Mujawar ; Sunil V L ; Warkentin, Andrei Subject: [PATCH v3 07/13] UefiCpuPkg: Add CpuMmuLib.h to UefiCpuPkg Add a new header file CpuMmuLib.h, whitch is referenced from ArmPkg/Include/Library/ArmMmuLib.h. Currently, only support for LoongArch64 is added, and more architectures can be accommodated in the future. BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3D4734 Cc: Ray Ni Cc: Rahul Kumar Cc: Gerd Hoffmann Cc: Leif Lindholm Cc: Ard Biesheuvel Cc: Sami Mujawar Cc: Sunil V L Cc: Andrei Warkentin Signed-off-by: Chao Li Acked-by: Gerd Hoffmann --- UefiCpuPkg/Include/Library/CpuMmuLib.h | 41 ++++++++++++++++++++++++++ UefiCpuPkg/UefiCpuPkg.dec | 4 +++ 2 files changed, 45 insertions(+) create mode 100644 UefiCpuPkg/Include/Library/CpuMmuLib.h diff --git a/UefiCpuPkg/Include/Library/CpuMmuLib.h b/UefiCpuPkg/Include/Li= brary/CpuMmuLib.h new file mode 100644 index 0000000000..e6cfbd5168 --- /dev/null +++ b/UefiCpuPkg/Include/Library/CpuMmuLib.h @@ -0,0 +1,41 @@ +/** @file + + Copyright (c) 2024 Loongson Technology Corporation Limited. All rights r= eserved.
+ + SPDX-License-Identifier: BSD-2-Clause-Patent + +**/ + +#ifndef CPU_MMU_LIB_H_ +#define CPU_MMU_LIB_H_ + +#include + +/** + Maps the memory region in the page table to the specified attributes. + + @param[in, out] PageTable The pointer to the page table to update, = or pointer to NULL + if a new page table is to be created. + @param[in] PageWalkCfg The page walk controller configure. + @param[in] BaseAddress The base address of the memory region to = set the Attributes. + @param[in] Length The length of the memory region to set th= e Attributes. + @param[in] Attributes The bitmask of attributes to set, which r= efer to UEFI SPEC + 7.2.3(EFI_BOOT_SERVICES.GetMemoryMap()). + @param[in] AttributeMask Mask of memory attributes to take into ac= count. + + @retval EFI_SUCCESS The Attributes was set successfully or Le= ngth is 0. + @retval EFI_INVALID_PARAMETER PageTable is NULL. + @retval EFI_UNSUPPORTED *PageTable is NULL. +**/ +EFI_STATUS +EFIAPI +MemoryRegionMap ( + IN OUT UINTN *PageTable OPTIONAL, + IN UINT64 PageWalkCfg, + IN EFI_PHYSICAL_ADDRESS BaseAddress, + IN UINT64 Length, + IN UINT64 Attributes, + IN UINT64 AttributeMask + ); + +#endif // CPU_MMU_LIB_H_ diff --git a/UefiCpuPkg/UefiCpuPkg.dec b/UefiCpuPkg/UefiCpuPkg.dec index 571b59b36f..ca744fab55 100644 --- a/UefiCpuPkg/UefiCpuPkg.dec +++ b/UefiCpuPkg/UefiCpuPkg.dec @@ -72,6 +72,10 @@ [LibraryClasses.RISCV64] ## RiscVMmuLib|Include/Library/BaseRiscVMmuLib.h +[LibraryClasses.LoongArch64] + ## @libraryclass Provides functions for the memory management unit. + CpuMmuLib|Include/Library/CpuMmuLib.h + [Guids] gUefiCpuPkgTokenSpaceGuid =3D { 0xac05bf33, 0x995a, 0x4ed4, { 0xaa,= 0xb8, 0xef, 0x7a, 0xe8, 0xf, 0x5c, 0xb0 }} gMsegSmramGuid =3D { 0x5802bce4, 0xeeee, 0x4e33, { 0xa1,= 0x30, 0xeb, 0xad, 0x27, 0xf0, 0xe4, 0x39 }} -- 2.27.0 -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- Groups.io Links: You receive all messages sent to this group. View/Reply Online (#117739): https://edk2.groups.io/g/devel/message/117739 Mute This Topic: https://groups.io/mt/105478496/7686176 Group Owner: devel+owner@edk2.groups.io Unsubscribe: https://edk2.groups.io/g/devel/unsub [rebecca@openfw.io] -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- --_000_MN6PR11MB82446DCBFEBD3FB9373D91458C092MN6PR11MB8244namp_ Content-Type: text/html; charset="us-ascii" Content-Transfer-Encoding: quoted-printable
Reviewed-by: Ray Ni <ray.ni@intel.com>

Thanks,
Ray

From: Chao Li <lichao@lo= ongson.cn>
Sent: Friday, April 12, 2024 15:34
To: devel@edk2.groups.io <devel@edk2.groups.io>
Cc: Ni, Ray <ray.ni@intel.com>; Kumar, Rahul R <rahul.r.kum= ar@intel.com>; Gerd Hoffmann <kraxel@redhat.com>; Leif Lindholm &l= t;quic_llindhol@quicinc.com>; Ard Biesheuvel <ardb+tianocore@kernel.o= rg>; Sami Mujawar <sami.mujawar@arm.com>; Sunil V L <sunilvl@ve= ntanamicro.com>; Warkentin, Andrei <andrei.warkentin@intel.com>
Subject: [PATCH v3 07/13] UefiCpuPkg: Add CpuMmuLib.h to UefiCpuPkg<= /font>
 
Add a new header file CpuMmuLib.h, whitch is refer= enced from
ArmPkg/Include/Library/ArmMmuLib.h. Currently, only support for
LoongArch64 is added, and more architectures can be accommodated in the
future.

BZ: https= ://bugzilla.tianocore.org/show_bug.cgi?id=3D4734

Cc: Ray Ni <ray.ni@intel.com>
Cc: Rahul Kumar <rahul1.kumar@intel.com>
Cc: Gerd Hoffmann <kraxel@redhat.com>
Cc: Leif Lindholm <quic_llindhol@quicinc.com>
Cc: Ard Biesheuvel <ardb+tianocore@kernel.org>
Cc: Sami Mujawar <sami.mujawar@arm.com>
Cc: Sunil V L <sunilvl@ventanamicro.com>
Cc: Andrei Warkentin <andrei.warkentin@intel.com>
Signed-off-by: Chao Li <lichao@loongson.cn>
Acked-by: Gerd Hoffmann <kraxel@redhat.com>
---
 UefiCpuPkg/Include/Library/CpuMmuLib.h | 41 +++++++++++++++++++++++++= +
 UefiCpuPkg/UefiCpuPkg.dec       &n= bsp;      |  4 +++
 2 files changed, 45 insertions(+)
 create mode 100644 UefiCpuPkg/Include/Library/CpuMmuLib.h

diff --git a/UefiCpuPkg/Include/Library/CpuMmuLib.h b/UefiCpuPkg/Include/Li= brary/CpuMmuLib.h
new file mode 100644
index 0000000000..e6cfbd5168
--- /dev/null
+++ b/UefiCpuPkg/Include/Library/CpuMmuLib.h
@@ -0,0 +1,41 @@
+/** @file
+
+  Copyright (c) 2024 Loongson Technology Corporation Limited. All rig= hts reserved.<BR>
+
+  SPDX-License-Identifier: BSD-2-Clause-Patent
+
+**/
+
+#ifndef CPU_MMU_LIB_H_
+#define CPU_MMU_LIB_H_
+
+#include <Uefi/UefiBaseType.h>
+
+/**
+  Maps the memory region in the page table to the specified attribute= s.
+
+  @param[in, out] PageTable      The pointer= to the page table to update, or pointer to NULL
+            &n= bsp;            = ;        if a new page table is to be cr= eated.
+  @param[in]      PageWalkCfg  &nb= sp; The page walk controller configure.
+  @param[in]      BaseAddress  &nb= sp; The base address of the memory region to set the Attributes.
+  @param[in]      Length   &n= bsp;     The length of the memory region to set the Att= ributes.
+  @param[in]      Attributes  &nbs= p;  The bitmask of attributes to set, which refer to UEFI SPEC
+            &n= bsp;            = ;        7.2.3(EFI_BOOT_SERVICES.GetMemo= ryMap()).
+  @param[in]      AttributeMask  Mask o= f memory attributes to take into account.
+
+  @retval EFI_SUCCESS        =     The Attributes was set successfully or Length is 0.
+  @retval EFI_INVALID_PARAMETER  PageTable is NULL.
+  @retval EFI_UNSUPPORTED        *= PageTable is NULL.
+**/
+EFI_STATUS
+EFIAPI
+MemoryRegionMap (
+  IN OUT UINTN         &= nbsp;       *PageTable  OPTIONAL,
+  IN     UINT64     &nbs= p;          PageWalkCfg,
+  IN     EFI_PHYSICAL_ADDRESS  BaseAddress,<= br> +  IN     UINT64     &nbs= p;          Length,
+  IN     UINT64     &nbs= p;          Attributes,
+  IN     UINT64     &nbs= p;          AttributeMask
+  );
+
+#endif // CPU_MMU_LIB_H_
diff --git a/UefiCpuPkg/UefiCpuPkg.dec b/UefiCpuPkg/UefiCpuPkg.dec
index 571b59b36f..ca744fab55 100644
--- a/UefiCpuPkg/UefiCpuPkg.dec
+++ b/UefiCpuPkg/UefiCpuPkg.dec
@@ -72,6 +72,10 @@ [LibraryClasses.RISCV64]
   ##
   RiscVMmuLib|Include/Library/BaseRiscVMmuLib.h
 
+[LibraryClasses.LoongArch64]
+  ##  @libraryclass  Provides functions for the memory mana= gement unit.
+  CpuMmuLib|Include/Library/CpuMmuLib.h
+
 [Guids]
   gUefiCpuPkgTokenSpaceGuid      =3D { = 0xac05bf33, 0x995a, 0x4ed4, { 0xaa, 0xb8, 0xef, 0x7a, 0xe8, 0xf, 0x5c, 0xb0= }}
   gMsegSmramGuid        =          =3D { 0x5802bce4, 0xeeee, = 0x4e33, { 0xa1, 0x30, 0xeb, 0xad, 0x27, 0xf0, 0xe4, 0x39 }}
--
2.27.0

_._,_._,_

Groups.io Links:

=20 You receive all messages sent to this group. =20 =20

View/Reply Online (#117739) | =20 | Mute= This Topic | New Topic
Your Subscriptio= n | Contact Group Owner | Unsubscribe [rebecca@openfw.io]

_._,_._,_
--_000_MN6PR11MB82446DCBFEBD3FB9373D91458C092MN6PR11MB8244namp_--