From: "Ni, Ray" <ray.ni@intel.com>
To: "devel@edk2.groups.io" <devel@edk2.groups.io>,
"Wu, Jiaxin" <jiaxin.wu@intel.com>
Subject: Re: [edk2-devel] [PATCH v3 0/5] Target to enable paging from temporary RAM Done
Date: Wed, 17 May 2023 07:00:28 +0000 [thread overview]
Message-ID: <MN6PR11MB82448F7332D8EEE9CB09621A8C7E9@MN6PR11MB8244.namprd11.prod.outlook.com> (raw)
In-Reply-To: <20230515021601.6244-1-jiaxin.wu@intel.com>
Reviewed-by: Ruiyu Ni <ruiyu.ni@intel.com> for all patches.
> -----Original Message-----
> From: devel@edk2.groups.io <devel@edk2.groups.io> On Behalf Of Wu, Jiaxin
> Sent: Monday, May 15, 2023 10:16 AM
> To: devel@edk2.groups.io
> Subject: [edk2-devel] [PATCH v3 0/5] Target to enable paging from temporary
> RAM Done
>
> For arch X64, system will enable the page table in SPI to cover 0-512G
> range via CR4.PAE & MSR.LME & CR0.PG & CR3 setting. Existing code doesn't
> cover the higher address access above 512G before memory-discovered
> callback. This series patches provide the solution to enable paging from
> temporary RAM Done.
>
> Jiaxin Wu (5):
> UefiCpuPkg/SecCore: Migrate page table to permanent memory
> UefiCpuPkg/CpuMpPei: Conditionally enable PAE paging in 32bit mode
> MdeModulePkg/DxeIpl: Align Page table Level setting with previous
> level.
> OvmfPkg: Add CpuPageTableLib required by SecCore & CpuMpPei
> UefiPayloadPkg: Add CpuPageTableLib required by SecCore & CpuMpPei
>
> MdeModulePkg/Core/DxeIplPeim/X64/VirtualMemory.c | 36 ++--
> OvmfPkg/AmdSev/AmdSevX64.dsc | 2 +-
> OvmfPkg/CloudHv/CloudHvX64.dsc | 2 +-
> OvmfPkg/IntelTdx/IntelTdxX64.dsc | 3 +-
> OvmfPkg/Microvm/MicrovmX64.dsc | 2 +-
> OvmfPkg/OvmfPkgIa32.dsc | 1 +
> OvmfPkg/OvmfPkgIa32X64.dsc | 2 +-
> OvmfPkg/OvmfPkgX64.dsc | 3 +-
> OvmfPkg/OvmfXen.dsc | 2 +-
> UefiCpuPkg/CpuMpPei/CpuMpPei.h | 1 +
> UefiCpuPkg/CpuMpPei/CpuMpPei.inf | 1 +
> UefiCpuPkg/CpuMpPei/CpuPaging.c | 202 ++++++++---------------
> UefiCpuPkg/SecCore/SecCore.inf | 1 +
> UefiCpuPkg/SecCore/SecCoreNative.inf | 1 +
> UefiCpuPkg/SecCore/SecMain.c | 147 +++++++++++++++++
> UefiCpuPkg/SecCore/SecMain.h | 4 +
> UefiPayloadPkg/UefiPayloadPkg.dsc | 2 +-
> 17 files changed, 261 insertions(+), 151 deletions(-)
>
> --
> 2.16.2.windows.1
>
>
>
>
>
prev parent reply other threads:[~2023-05-17 7:00 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-15 2:15 [PATCH v3 0/5] Target to enable paging from temporary RAM Done Wu, Jiaxin
2023-05-15 2:15 ` [PATCH v3 1/5] UefiCpuPkg/SecCore: Migrate page table to permanent memory Wu, Jiaxin
2023-05-17 2:25 ` Ni, Ray
2023-05-15 2:15 ` [PATCH v3 2/5] UefiCpuPkg/CpuMpPei: Conditionally enable PAE paging in 32bit mode Wu, Jiaxin
2023-05-15 2:15 ` [PATCH v3 3/5] MdeModulePkg/DxeIpl: Align Page table Level setting with previous level Wu, Jiaxin
2023-05-15 2:16 ` [PATCH v3 4/5] OvmfPkg: Add CpuPageTableLib required by SecCore & CpuMpPei Wu, Jiaxin
2023-05-15 2:16 ` [PATCH v3 5/5] UefiPayloadPkg: " Wu, Jiaxin
2023-05-15 2:22 ` Guo, Gua
2023-05-17 7:00 ` Ni, Ray [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=MN6PR11MB82448F7332D8EEE9CB09621A8C7E9@MN6PR11MB8244.namprd11.prod.outlook.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox