From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail02.groups.io (mail02.groups.io [66.175.222.108]) by spool.mail.gandi.net (Postfix) with ESMTPS id 30842940D1F for ; Thu, 30 Nov 2023 00:59:08 +0000 (UTC) DKIM-Signature: a=rsa-sha256; bh=VsYOB4buhqbe0ANdPf6cN6FByfyGruYkULLXnqTjU3U=; c=relaxed/simple; d=groups.io; h=ARC-Seal:ARC-Message-Signature:ARC-Authentication-Results:From:To:CC:Subject:Thread-Topic:Thread-Index:Date:Message-ID:References:In-Reply-To:Accept-Language:MIME-Version:Precedence:List-Subscribe:List-Help:Sender:List-Id:Mailing-List:Delivered-To:Reply-To:List-Unsubscribe-Post:List-Unsubscribe:Content-Language:Content-Type:Content-Transfer-Encoding; s=20140610; t=1701305947; v=1; b=qQNOMicKPcyCcJQDBwzwGSRQarOyih748N3Men3TwiakhciVoWhzwKYIX9Oh+zpHJEgjg94i 9ZhWnKP8Rhkbn1j+ig8GSArvxxtnugYFaYKLBnh9d5lNo0Hve/Js0sC5dVOesX7ITuRSIAOrOF1 8n2m5uEwvErOpukx6kUC6nUk= X-Received: by 127.0.0.2 with SMTP id 8VAbYY7687511xGu9gkeokTf; Wed, 29 Nov 2023 16:59:07 -0800 X-Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.93]) by mx.groups.io with SMTP id smtpd.web11.60121.1701305946736892257 for ; Wed, 29 Nov 2023 16:59:06 -0800 X-IronPort-AV: E=McAfee;i="6600,9927,10909"; a="390407328" X-IronPort-AV: E=Sophos;i="6.04,237,1695711600"; d="scan'208";a="390407328" X-Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 29 Nov 2023 16:59:06 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10909"; a="772876917" X-IronPort-AV: E=Sophos;i="6.04,237,1695711600"; d="scan'208";a="772876917" X-Received: from fmsmsx601.amr.corp.intel.com ([10.18.126.81]) by fmsmga007.fm.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 29 Nov 2023 16:59:06 -0800 X-Received: from fmsmsx610.amr.corp.intel.com (10.18.126.90) by fmsmsx601.amr.corp.intel.com (10.18.126.81) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.34; Wed, 29 Nov 2023 16:59:05 -0800 X-Received: from FMSEDG603.ED.cps.intel.com (10.1.192.133) by fmsmsx610.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.34 via Frontend Transport; Wed, 29 Nov 2023 16:59:05 -0800 X-Received: from NAM10-DM6-obe.outbound.protection.outlook.com (104.47.58.101) by edgegateway.intel.com (192.55.55.68) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.34; Wed, 29 Nov 2023 16:59:05 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=cHUzbnSG3q6vOXalzETRyM0JHupvt4+8kTIBcID05pN6VYz+vdOY2KGf/SWgOlh93w9PEIv4s1zypxjJx5T+tiJaTHyE/jWElEPtP3gzpGxn5zkjMUJfDvTGmvyD5AN5/rB/DHRs9zw+ZQCyls5FaCrSHcpjPxyE3bLWGjjMcz+pSsAf9F67q1TWkmHzvCBeSgBVx0wiYl7lNtMXbSGAy6HJDtqgvscupOVuOW1J6VNU9tmC2PW0WXbLq0cfCzYf0c/rTXXBnsJtf85cVTpoges2dmGbjfnNwLP3oMRqzmswr2DepfcMJYO6+9OgR5y2fHptlCdMiS18glpdiXnzgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hYPO58ghQ8f1uW//LzgoxAu09Xd0YLMJOqQkqnAqRAo=; b=lvz8X6rNiknv3+IrELqasDWuARUAa/8U7rVRiyjDrYYsRD3ozjjsktxiJRmJDvScp8+4G8UlnAsy/4eAOCPBwbSbB1h5JpvkT/aGl8iOt07kTiYq4/ENqv2Uz/WFhkQ27Krm7xd3eBk7lyUgIT7e8hpGu6Ylxtd11eBvqa4rjIUV74de2HkNQy8FmLkLszzNoHcTi6F/gFsvFjft+b63gBQkpH90mCNcEfb4utr+5eFkSNhQwWliuOIDmVVLOJsjj8M67A7xyTrSsAGvYHEpx/e43pz4U/HPUurEEnvloChcMYF6yAK5lgufexhxGec6JiRb3Xj+bc9Mpw/QMhaMKQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none X-Received: from MN6PR11MB8244.namprd11.prod.outlook.com (2603:10b6:208:470::14) by DM4PR11MB6214.namprd11.prod.outlook.com (2603:10b6:8:ac::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7025.29; Thu, 30 Nov 2023 00:59:03 +0000 X-Received: from MN6PR11MB8244.namprd11.prod.outlook.com ([fe80::b614:1f5e:8b0c:9858]) by MN6PR11MB8244.namprd11.prod.outlook.com ([fe80::b614:1f5e:8b0c:9858%4]) with mapi id 15.20.7025.022; Thu, 30 Nov 2023 00:59:03 +0000 From: "Ni, Ray" To: Chao Li , "devel@edk2.groups.io" CC: "Dong, Eric" , "Kumar, Rahul R" , Gerd Hoffmann , Leif Lindholm , Ard Biesheuvel , Sami Mujawar , Sunil V L , "Warkentin, Andrei" Subject: Re: [edk2-devel] [PATCH v3 13/39] UefiCpuPkg: Add CpuMmuLib.h to UefiCpuPkg Thread-Topic: [PATCH v3 13/39] UefiCpuPkg: Add CpuMmuLib.h to UefiCpuPkg Thread-Index: AQHaGT0BvwTJl+yDh02Vm+a7HsQHVrCSGrrQ Date: Thu, 30 Nov 2023 00:59:03 +0000 Message-ID: References: <20231117095742.3605778-1-lichao@loongs> <20231117100026.3609206-1-lichao@loongson.cn> In-Reply-To: <20231117100026.3609206-1-lichao@loongson.cn> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MN6PR11MB8244:EE_|DM4PR11MB6214:EE_ x-ms-office365-filtering-correlation-id: 7c2ca2a8-026a-4acd-13d5-08dbf13f8bce x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam-message-info: o6ZbvKh+hirqEYxzg9vyYGT5odvnri6YTMSDDgbXClRR5/W5sBkCuM5vs5wJ4zbl9+NzpGCZBDrw36JyIYn8IFGpEkV7rJew0bDbtF9zngF4guhYhMaWBpZuRSQVbUBp76n1x16FgljPhBlRupiWy68ZEjPVB6qA0swRPmIAyZUBVEMasjP/jz0Qdf3UxgIU6/3jvzUgeplQF4pFtfTbHcM3PWSDMFqCj+fIcBA4h/wFYl6NARFPx9SCJWdGFt4lpHy2GAOBe+QLUrkuBnPRCQWxaF2dF+RFTeWdNiMCHhkubLk4yArCHrR0Ohv0dK7GnzfF59PaQ8EvCNzX/84Wd6hiwwETczInZrKZWMlrums6z025CA3Jp/IS8r8pPrkwRSZ+2LSLNGmRg41Vj6BLCozHsabo6pinqfRSxR512kWkygjVqV1hg8icqpA4coq1XZuxYJlDZbUDp5sj82Y5rA/zBrDxkOO2MUmS7XolarDy+MlfnqS0H3NNS1np6t0NDdFklSkJ59/ZwLAUEuhDcSWeWohzFSsNCSKB/tWnq7kBW5rGHYCl4FHes5EdFTd0NdI/9x0j6EURLeyVIHPZbSqSVmX2vLpRICuC2e/Ur4bU3VH1TnwpnfSupNzfBYvqaJztvmLpgiSSjW4WPG4vjA== x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?bTuJ+8IGW85wZgaCGx+LwhTgcGYdRPIfllcfPfzUfpf6GxIAB1eAgy4HmWWE?= =?us-ascii?Q?XAunwUPOtqcPafCNbMA0BDgLkbOikGzsdn4rrLyE8MgfyyTCOsql3Fz1IjBL?= =?us-ascii?Q?QtSLCTkv1rBVZaMUgKyv7ouUKTSx9MRg+MGneMHZZcCgV4y4kjT9M+3BXqCD?= =?us-ascii?Q?+zcTRLqYFgahfbZ8IM/bAlMBrFF0rFX4IarfCQgQSkMdT6xcrHaDwgWV2WZL?= =?us-ascii?Q?Snxsw28uguHTGyP3K7evCVJyNA6ne6kKdNFogH2fGXbkOcWJ1YT1irSTWigP?= =?us-ascii?Q?+3F6YaiiyFFsUYEzE1XSHXMxrtYXgqJZ1LS3H+U/n6yuJfbFvz79+2jHb/Up?= =?us-ascii?Q?K3kbVMUymuvmlBIzZKK7IOB5LwPWPzBUowOMiF0irxPnj9DuQYXtYPDq3JnD?= =?us-ascii?Q?fgY6wVFj/CpFlDJP67EqHcjCME2a0cSuyOxnAEhQXGcZRLFLFXjj8GxU23z0?= =?us-ascii?Q?oxvlUzGZfrO08VHsNxi6lmRf9hNz1Z3p2y2BXjeGadWyn74aVaYi2NN0PUxM?= =?us-ascii?Q?MNcDTqVzhkts2Bm5I+bwbmLUzpyLUNFTNXWPbRT+rBZqsQQD6n5NhfmCk4Ju?= =?us-ascii?Q?uZwtBn6aAFK294TpSbSH30UGHE7SOzmXTlZqVk9X88lnCjSb9aoys1l0mW7i?= =?us-ascii?Q?/qf5ISh+VlhFMh+TJwub7FwjsPOArNkb4cblZsUM2v77TtqQHe1AoQwcEbUy?= =?us-ascii?Q?KRHmQCJTXx9vfvR1JxMQW8IcRkunph8lxOoprcsooMK9KD6TSTCm7hkyHGab?= =?us-ascii?Q?lDlXhAKjUB2sRN7ct6Q7pl5cBUadv0y8+ilKNCGmtauuwSinFStOyoJcSR4z?= =?us-ascii?Q?G/TYciMGpi/UukkRE3uQeNzlFQe0Yo+1GSlK0DoAUyZME3S9+jpyT20XsX+0?= =?us-ascii?Q?/A+v7RuTybXhAKl1v64Gc71ezvumYe9ekwcBifT0GjGOif5Mi7xP7sGbJXhI?= =?us-ascii?Q?zZ2VFwZAzgl1g2n0oqCu2rY7xSAAzDDJNw0rATKyXbhWjNvrQnd5jJ0tBIeo?= =?us-ascii?Q?a1Qpe5BRiRvqhUSl5dvQsrzT42ah9ORZ+SFQvutHfugQhP9cEk262UG+3KS2?= =?us-ascii?Q?gzCj+FxkC4/d67Q/+7EZNN7aqe8MpVHVFU1HBGz3dMYp4Nti/5wdl7t31/gV?= =?us-ascii?Q?NOQbOV36R+tbIJw9zAFbqfqSKVQONYSJ3vfcpOOopQ1qSPAs8PPmWL/RbOLN?= =?us-ascii?Q?nibsSgv4J8AAmWQRYKg8Z366B7HsTEErbo1tv5NIK1MrVSTQQuHCO5VBbeMJ?= =?us-ascii?Q?5rwl1rXwrNF7uhp5Z+Uu8iwGOFbY+Valu0fXYidSuKE+VbKp5+SdSFkzPYi1?= =?us-ascii?Q?/yb2IvcKAPFOFAfIGwX6l3bOrt87RamGeM5LQWEqih4npejerO+L1N9YAN9w?= =?us-ascii?Q?Mqitx4h4cM8zi2xOwhrfSBiz10Sts13/nNDbXci/OyI/vLZe3kzvHky7VoxK?= =?us-ascii?Q?ONC2rQavMLptFERWlkpPcHj60y8ZjbxofG5Yo34zJJGVGPtGUQpEUM4nv4Lw?= =?us-ascii?Q?YLjklmfWEYj3EvPdilkiOYXVG5HSzokX6zB5bVbAquv57O2MEAR9bEZRlV8w?= =?us-ascii?Q?UD7C2hCIn657bnDdeLo=3D?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MN6PR11MB8244.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 7c2ca2a8-026a-4acd-13d5-08dbf13f8bce X-MS-Exchange-CrossTenant-originalarrivaltime: 30 Nov 2023 00:59:03.3758 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: PMLZ6s8qJGn0LvnRzrlOxhYvVgf1tjjKFRjqleJQ+HaGUTJHIk15p3AywP7P2NjzwhEtRUEK5Jj9CqUCtuDllA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR11MB6214 X-OriginatorOrg: intel.com Precedence: Bulk List-Subscribe: List-Help: Sender: devel@edk2.groups.io List-Id: Mailing-List: list devel@edk2.groups.io; contact devel+owner@edk2.groups.io Reply-To: devel@edk2.groups.io,ray.ni@intel.com List-Unsubscribe-Post: List-Unsubscribe=One-Click List-Unsubscribe: X-Gm-Message-State: enXcoX8u0iXOkjZtt5n4TU8yx7686176AA= Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable X-GND-Status: LEGIT Authentication-Results: spool.mail.gandi.net; dkim=pass header.d=groups.io header.s=20140610 header.b=qQNOMicK; dmarc=fail reason="SPF not aligned (relaxed), DKIM not aligned (relaxed)" header.from=intel.com (policy=none); spf=pass (spool.mail.gandi.net: domain of bounce@groups.io designates 66.175.222.108 as permitted sender) smtp.mailfrom=bounce@groups.io Chao, Since the lib class is so general, I'd like to understand more details to m= ake sure it can properly fit into any CPU arch. In X86, cache setting is through MSRs and Page tables, and memory access co= ntrol (read-only, not-present, non-executable) is through page tables. This CpuMmuLib is to provide both services. How does LoongArch64 manage the= cache settings and memory access control? Is it proper to combine both services into one lib? If the backend silicon IP is the same one that supports the "one" lib desig= n, can we refine the lib API a bit? We have (Set|Get)MemoryRegionAttribute() and (Set|Clear)MemoryRegion(NoExec= |ReadOnly). Can we merge them together? And the API ConfigureMemoryManagementUint() accepts MEMORY_REGION_DESCRIPTO= R but none of other APIs helps to construct the descriptor. It seems to me the MmuLib is simply a combination of different random APIs. It's not a well-designed library class. We need more discussion to make it be able to be accommodated by other arch= s in future, at least by figuring out the path of X86, ARM. Thanks, Ray > -----Original Message----- > From: Chao Li > Sent: Friday, November 17, 2023 6:00 PM > To: devel@edk2.groups.io > Cc: Dong, Eric ; Ni, Ray ; Kumar, > Rahul R ; Gerd Hoffmann ; > Leif Lindholm ; Ard Biesheuvel > ; Sami Mujawar ; > Sunil V L ; Warkentin, Andrei > > Subject: [PATCH v3 13/39] UefiCpuPkg: Add CpuMmuLib.h to UefiCpuPkg >=20 > Add a new header file CpuMmuLib.h, whitch is referenced from > ArmPkg/Include/Library/ArmMmuLib.h. Currently, only support for > LoongArch64 is added, and more architectures can be accommodated in the > future. >=20 > BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3D4584 >=20 > Cc: Eric Dong > Cc: Ray Ni > Cc: Rahul Kumar > Cc: Gerd Hoffmann > Cc: Leif Lindholm > Cc: Ard Biesheuvel > Cc: Sami Mujawar > Cc: Sunil V L > Cc: Andrei Warkentin > Signed-off-by: Chao Li > --- > UefiCpuPkg/Include/Library/CpuMmuLib.h | 155 > +++++++++++++++++++++++++ > UefiCpuPkg/UefiCpuPkg.dec | 4 + > 2 files changed, 159 insertions(+) > create mode 100644 UefiCpuPkg/Include/Library/CpuMmuLib.h >=20 > diff --git a/UefiCpuPkg/Include/Library/CpuMmuLib.h > b/UefiCpuPkg/Include/Library/CpuMmuLib.h > new file mode 100644 > index 0000000000..23b2fe34ac > --- /dev/null > +++ b/UefiCpuPkg/Include/Library/CpuMmuLib.h > @@ -0,0 +1,155 @@ > +/** @file > + > + Copyright (c) 2023 Loongson Technology Corporation Limited. All rights > reserved.
> + > + SPDX-License-Identifier: BSD-2-Clause-Patent > + > +**/ > + > +#ifndef CPU_MMU_LIB_H_ > +#define CPU_MMU_LIB_H_ > + > +#include > + > +#define EFI_MEMORY_CACHETYPE_MASK (EFI_MEMORY_UC | \ > + EFI_MEMORY_WC | \ > + EFI_MEMORY_WT | \ > + EFI_MEMORY_WB | \ > + EFI_MEMORY_UCE \ > + ) > + > +typedef struct { > + EFI_PHYSICAL_ADDRESS PhysicalBase; > + EFI_VIRTUAL_ADDRESS VirtualBase; > + UINTN Length; > + UINTN Attributes; > +} MEMORY_REGION_DESCRIPTOR; > + > +/** > + Converts EFI Attributes to corresponding architecture Attributes. > + > + @param[in] EfiAttributes Efi Attributes. > + > + @retval Corresponding architecture attributes. > +**/ > +UINTN > +EfiAttributeConverse ( > + IN UINTN EfiAttributes > + ); > + > +/** > + Finds the length and memory properties of the memory region > corresponding to the specified base address. > + > + @param[in] BaseAddress To find the base address of the memory > region. > + @param[in] EndAddress To find the end address of the memory > region. > + @param[out] RegionLength The length of the memory region > found. > + @param[out] RegionAttributes Properties of the memory region > found. > + > + @retval EFI_SUCCESS The corresponding memory area was > successfully found > + EFI_NOT_FOUND No memory area found > +**/ > +EFI_STATUS > +GetMemoryRegionAttribute ( > + IN UINTN BaseAddress, > + IN UINTN EndAddress, > + OUT UINTN *RegionLength, > + OUT UINTN *RegionAttributes > + ); > + > +/** > + Sets the Attributes of the specified memory region > + > + @param[in] BaseAddress The base address of the memory region > to set the Attributes. > + @param[in] Length The length of the memory region to set > the Attributes. > + @param[in] Attributes The Attributes to be set. > + @param[in] AttributeMask Mask of memory attributes to take into > account. > + > + @retval EFI_SUCCESS The Attributes was set successfully > +**/ > +EFI_STATUS > +SetMemoryRegionAttributes ( > + IN EFI_PHYSICAL_ADDRESS BaseAddress, > + IN UINTN Length, > + IN UINTN Attributes, > + IN UINT64 AttributeMask > + ); > + > +/** > + Sets the non-executable Attributes for the specified memory region > + > + @param[in] BaseAddress The base address of the memory region to > set the Attributes. > + @param[in] Length The length of the memory region to set the > Attributes. > + > + @retval EFI_SUCCESS The Attributes was set successfully > +**/ > +EFI_STATUS > +SetMemoryRegionNoExec ( > + IN EFI_PHYSICAL_ADDRESS BaseAddress, > + IN UINTN Length > + ); > + > +/** > + Clears the non-executable Attributes for the specified memory region > + > + @param[in] BaseAddress The base address of the memory region to > clear the Attributes. > + @param[in] Length The length of the memory region to clear > the Attributes. > + > + @retval EFI_SUCCESS The Attributes was clear successfully > +**/ > +EFI_STATUS > +EFIAPI > +ClearMemoryRegionNoExec ( > + IN EFI_PHYSICAL_ADDRESS BaseAddress, > + IN UINT64 Length > + ); > + > +/** > + Sets the read-only Attributes for the specified memory region > + > + @param[in] BaseAddress The base address of the memory region to > set the Attributes. > + @param[in] Length The length of the memory region to set the > Attributes. > + > + @retval EFI_SUCCESS The Attributes was set successfully > +**/ > +EFI_STATUS > +EFIAPI > +SetMemoryRegionReadOnly ( > + IN EFI_PHYSICAL_ADDRESS BaseAddress, > + IN UINT64 Length > + ); > + > +/** > + Clears the read-only Attributes for the specified memory region > + > + @param[in] BaseAddress The base address of the memory region to > clear the Attributes. > + @param[in] Length The length of the memory region to clear > the Attributes. > + > + @retval EFI_SUCCESS The Attributes was clear successfully > +**/ > +EFI_STATUS > +EFIAPI > +ClearMemoryRegionReadOnly ( > + IN EFI_PHYSICAL_ADDRESS BaseAddress, > + IN UINT64 Length > + ); > + > +/** > + Create a page table and initialize the memory management unit(MMU). > + > + @param[in] MemoryTable A pointer to a memory ragion > table. > + @param[out] TranslationTableBase A pointer to a translation table bas= e > address. > + @param[out] TranslationTableSize A pointer to a translation table bas= e > size. > + > + @retval EFI_SUCCESS Configure MMU successfully. > + EFI_INVALID_PARAMETER MemoryTable is NULL. > + EFI_UNSUPPORTED Out of memory space or > size not aligned. > +**/ > +EFI_STATUS > +EFIAPI > +ConfigureMemoryManagementUint ( > + IN MEMORY_REGION_DESCRIPTOR *MemoryTable, > + OUT VOID **TranslationTableBase OPTIONAL, > + OUT UINTN *TranslationTableSize OPTIONAL > + ); > + > +#endif // CPU_MMU_LIB_H_ > diff --git a/UefiCpuPkg/UefiCpuPkg.dec b/UefiCpuPkg/UefiCpuPkg.dec > index 154b1d06fe..150beae981 100644 > --- a/UefiCpuPkg/UefiCpuPkg.dec > +++ b/UefiCpuPkg/UefiCpuPkg.dec > @@ -62,6 +62,10 @@ > ## @libraryclass Provides function for manipulating x86 paging > structures. > CpuPageTableLib|Include/Library/CpuPageTableLib.h >=20 > +[LibraryClasses.LoongArch64] > + ## @libraryclass Provides macros and functions for the memory > management unit. > + CpuMmuLib|Include/Library/CpuMmuLib.h > + > ## @libraryclass Provides functions for manipulating smram savestate > registers. > MmSaveStateLib|Include/Library/MmSaveStateLib.h >=20 > -- > 2.27.0 -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- Groups.io Links: You receive all messages sent to this group. View/Reply Online (#111871): https://edk2.groups.io/g/devel/message/111871 Mute This Topic: https://groups.io/mt/102644768/7686176 Group Owner: devel+owner@edk2.groups.io Unsubscribe: https://edk2.groups.io/g/devel/leave/12367111/7686176/19134562= 12/xyzzy [rebecca@openfw.io] -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-