From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by mx.groups.io with SMTP id smtpd.web12.568.1624922224547609961 for ; Mon, 28 Jun 2021 16:17:04 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=LuylJaWW; spf=pass (domain: intel.com, ip: 134.134.136.65, mailfrom: rangasai.v.chaganty@intel.com) X-IronPort-AV: E=McAfee;i="6200,9189,10029"; a="208090550" X-IronPort-AV: E=Sophos;i="5.83,306,1616482800"; d="scan'208";a="208090550" Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Jun 2021 16:16:58 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.83,306,1616482800"; d="scan'208";a="643506018" Received: from orsmsx603.amr.corp.intel.com ([10.22.229.16]) by fmsmga005.fm.intel.com with ESMTP; 28 Jun 2021 16:16:57 -0700 Received: from orsmsx608.amr.corp.intel.com (10.22.229.21) by ORSMSX603.amr.corp.intel.com (10.22.229.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Mon, 28 Jun 2021 16:16:56 -0700 Received: from orsmsx609.amr.corp.intel.com (10.22.229.22) by ORSMSX608.amr.corp.intel.com (10.22.229.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Mon, 28 Jun 2021 16:16:56 -0700 Received: from ORSEDG601.ED.cps.intel.com (10.7.248.6) by orsmsx609.amr.corp.intel.com (10.22.229.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4 via Frontend Transport; Mon, 28 Jun 2021 16:16:56 -0700 Received: from NAM11-BN8-obe.outbound.protection.outlook.com (104.47.58.169) by edgegateway.intel.com (134.134.137.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2242.4; Mon, 28 Jun 2021 16:16:54 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=WbDZXx+MZTvdhFEUOtDPz3Mw7qMx7W4/6+E/CTa2eN0mR6uMrXQ+xa/9mEdKzaX+cDinCQOhnzKz74SVt5xvP509x+RaolwQtCY3as6KT/UPYhBz9GaEDTugaCZ4SERGV2k4XyZ/t3CUlwMuY0xCQF99c73oqFVQDEuztqL2we98ebg5XC5PZByVuAlmEe+nGGPl6+I1AYeSLeRc7SFS9DoUc6UCYodpRY8hLieES95QHIpRgmmm8N9QOCjA67gJn3PtGOTUVCzSmmQoc3H3eJ4vne23rwaCz8A/TiZsc5OuzZexySb3BD99MGrL70V52LDxOpsYYIOvYeoTGAt5yA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=WYdQtLfCmLSyzNtM1B/iDrx6Sze5Q/Ks1ZrANUeS5Rc=; b=JQPkRK7zZ6hMnGQDgCEYtI/IlnhbhgoW7JDsERc7810vTsu6aO+NxggKz7hE6w+8yfgXrgXrVrpPLX2MJc55BzErHzNTtgtFrf/TnP8i5zL6BThB+NLjkLG+rwEHeTEHIA9w7PPcxXBGIWgLNN1rvhGbGrtigSUCm2fdUIeCLRjmhbZQAFoSmF3lpEN4UxUW/jNWsE+CXoXr8rD7/6UngTYWSzgad6GwcoWNaKNF2INIr1GNe/5bizgRjjCixHi9O5iMTcUQxKGNJ4XL8UxKE0SFTEsjjVcii8KIIsUt28XdYPH3AP+xFzDrAsmth+5qi3c19t+aL+D2OIq1qPivRA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=WYdQtLfCmLSyzNtM1B/iDrx6Sze5Q/Ks1ZrANUeS5Rc=; b=LuylJaWWEL5Ot3f4ezRj/EAGZ6cB+Ii9bzZSWU2EnijmQZfkvAygYTGpJWrWDicAzrp/BbktdiaNH5egLwtw2KFN/cj0BetE3UTL22Ycz6p1X0pk62GoDa1Gm0NatLU3BHCAgmpxAUHt3LdP6suYZZj8RnPrlxMRCygxqE+qTeQ= Received: from MW3PR11MB4602.namprd11.prod.outlook.com (2603:10b6:303:52::19) by CO1PR11MB4883.namprd11.prod.outlook.com (2603:10b6:303:9b::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4242.21; Mon, 28 Jun 2021 23:16:33 +0000 Received: from MW3PR11MB4602.namprd11.prod.outlook.com ([fe80::451e:1727:7108:3873]) by MW3PR11MB4602.namprd11.prod.outlook.com ([fe80::451e:1727:7108:3873%9]) with mapi id 15.20.4264.026; Mon, 28 Jun 2021 23:16:33 +0000 From: "Chaganty, Rangasai V" To: "mikuback@linux.microsoft.com" , "devel@edk2.groups.io" CC: "Ni, Ray" , "Desimone, Nathaniel L" Subject: Re: [edk2-platforms][PATCH v4 06/41] IntelSiliconPkg: Add PCH SPI PPI Thread-Topic: [edk2-platforms][PATCH v4 06/41] IntelSiliconPkg: Add PCH SPI PPI Thread-Index: AQHXaggyhVXyu9S2XkuRHuy3oViQIKsqEyfg Date: Mon, 28 Jun 2021 23:16:33 +0000 Message-ID: References: <20210625212120.235-1-mikuback@linux.microsoft.com> <20210625212120.235-7-mikuback@linux.microsoft.com> In-Reply-To: <20210625212120.235-7-mikuback@linux.microsoft.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-reaction: no-action dlp-version: 11.5.1.3 dlp-product: dlpe-windows authentication-results: linux.microsoft.com; dkim=none (message not signed) header.d=none;linux.microsoft.com; dmarc=none action=none header.from=intel.com; x-originating-ip: [50.45.159.74] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: bff651a2-ad02-40f6-516a-08d93a8ac4e9 x-ms-traffictypediagnostic: CO1PR11MB4883: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:5797; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: bCzR8qm/nAQK+H+GmKGO0j7KJYBJmkeKaYfLRBCoJoaJrC2C0o91/UU3M1RVPlOK3mitb6CQHzgmemL8bskC/MLrlLedY8hQyLmVtR+V9V8J2tSY16gkPzu5HVZzeoXrSpsHA5k8WhSMjQLI1lb2GdST5Xo1PY7cIgq+l9aGYvMyBr8K+hUCEn/SQf8tbiMhbnUVrclbsXql4afpQ+kEf/hpZDC306ti+/fTpU/m+8FPLbk6mlimSKjtdpf3UNGR2Jx97sDVZJ1paYy2H7aBBeflr7LFlNIhihf5xb7e1jwS7qLtE5vdqVhiMwHKIgiRmvpGle3UjqPTEDGqlQ4VCjJ/JK+GdLsMwliC4ZWvJB3qF15+a7bOmFeL8FJtDsgPrj+XlHeMXLW61aml4yYW3wrf1CUhnM3Pm64pPK6gcHEj9/bKq4mNstw6iyYUdXIeOGz1mrsbCSZLAhrsdtPe34VTjLY2kYkcajYQHh6FerYeV2ubEoy8JiB767l6lOcTcPxXLpmC5oGzTRT4GgeqF5JAhS17oFcTQ/SVI8qfS0U1RdCNDVAFmFuccwMzylXoJsrcrax7MDOM3cQ3SCg5pdufLgJ2W5a4V3SfHdNslWZIy5gak6j/HVDyoRf2T1/L/Oi9Zc/8pRctBW7A6u1eoZGGQQvAxC0iYWTNw5JVIA6wQmITNuhohxwfIoRxzjUjPfeD7c/uHf3QYrDmVbWdovVVei8hMFhSwJvqn84za/mM75mQ5gQacd3Qex3fyhiBIwTfn8v9/jjbOx8FdN1XpC94kKrbh6tS/xDo1S21MGhj76u6jHganEpoPsvVNyyS x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW3PR11MB4602.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(376002)(346002)(366004)(39860400002)(396003)(136003)(8676002)(66946007)(316002)(33656002)(478600001)(83380400001)(7696005)(110136005)(66476007)(54906003)(66446008)(64756008)(8936002)(4326008)(71200400001)(6506007)(66556008)(53546011)(52536014)(26005)(38100700002)(86362001)(55016002)(9686003)(122000001)(5660300002)(2906002)(186003)(107886003)(76116006)(226253002);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?Y+n62X9RiB4QHjuKP7MiRDW09HI/kwsUaTjPEQw/cp35/0gfagHmtpWLahwy?= =?us-ascii?Q?HjFrlVJ28gV7tcemeASaZ26i7aaMpPm9/Tb11ywTf8G27XUkECWgUXv5/vKx?= =?us-ascii?Q?8AoWSrYrQa1oWfsvgLzwmXFv+bbUqUptzuD2bFQd+Q9VmvOMJ3VfjIShOb/r?= =?us-ascii?Q?pLv59XGPciZSY6L5BvkUXIml69bxNlNj2DFp0rMcpGybSdso2j+T67aTjmcL?= =?us-ascii?Q?aE7cF5n7nb2t+d3e7Xw+xrkQlgk5BqvSVFAk0Mjvtp0vnU7HGyq2ve38qHNE?= =?us-ascii?Q?6xxGdSXRRGMOB1mnw71W56yrbezCrJ49EaNbhKFDWRLevcd8nARBnqBbFslW?= =?us-ascii?Q?f3/04eOZH5HnC9eQDfbJ0qL9i6OWM2rRMjt0q9Ec1eQfsWuHI5Zbj8tKKUJ5?= =?us-ascii?Q?gc9T/+nQ5fCweWxmz1x4TK+O3Za+1V/rbEmaWeTNHE8Ho3C4thuDuTge3ENx?= =?us-ascii?Q?lfw9Qq/b8xcMi2oDQ/AxG19k3PhfMXD6jcI9PX20wl+bxBFUKT/P4aREsTbp?= =?us-ascii?Q?CCxJI2bXyEXnKzkYWL8GEI6KfMBTK5KMQR2x5BrGz64/83WdjyklWFFqBJr/?= =?us-ascii?Q?o42DzHpY3MJKcEi9qyDHFJ06/xTIVtAaMapaIsiuQ+yk1xQ3z/O2WytY5D3R?= =?us-ascii?Q?GuPG7E/BxV8e4c5fvUkixtqZco2+mhvoYVCYfA8jXbCxfuXJdafaEq0bfC8n?= =?us-ascii?Q?/eQENPcSJuzIuCHAN1wWtlAVAHiSK3JatWNHyfNl3x9B4zb/9NpCNfHsly8L?= =?us-ascii?Q?21SPkys0ChmD6aiv6riXEFd3vLvXP+JBYXqk5msbR1h0btramsgAGG+zW5wW?= =?us-ascii?Q?ZLFb48Y+xwWfP6/W7AgWws/kl8NI321bsRo+ImOFo+roApDxt1CMaSlRvki6?= =?us-ascii?Q?bNEsqnw0hSuEHjvTwFmzMgb9XCkEk/k0HobeBQEAjx72cJxfyQIUD8T9XWyh?= =?us-ascii?Q?dliwBJzhaxL7r3fj5vTZowFwiTaURtj0TZafhI0b08ZsNx0x10iJ/hUC6ch2?= =?us-ascii?Q?j/ghLkfW51Rg1/dFFbAX8fXmULoYchXRwfETHKNmdKqR/uyIQQLp4DtCepnA?= =?us-ascii?Q?BeOQOv/SOE0Lw96VmB7TeDn4er20nE9R1CQMaF5EgNpt28eUTPgCXPBeSXrf?= =?us-ascii?Q?ovLHZKFjiFEuyqiYZ3+5XlCn8E5Pfwo20GQIeBe0l0JBDZ+5x7fWXZaU8R6s?= =?us-ascii?Q?tXxRxi71r1hzO9B/zvUtFsfZTLwuGZ9MNQen7YkYmkxIHlmsmlamZPnRR++5?= =?us-ascii?Q?aTOuag3BoBj1HQn3xW8aG32hSiO8bU84uksHuFKnga66d+bIP9dhfPXMXb0j?= =?us-ascii?Q?qdMF7yfX0nfpF30HL+oZc1TO?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW3PR11MB4602.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: bff651a2-ad02-40f6-516a-08d93a8ac4e9 X-MS-Exchange-CrossTenant-originalarrivaltime: 28 Jun 2021 23:16:33.2133 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: aYroADmdG9XtDxzBbjCDUCLJY8FMoTW56YAbM+DPli6gREfThbuPA1XMQwFi/EMRybjOfN6Aom+B11pvvXOw9nbx+ZcKpWQavd+qWxin/04= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO1PR11MB4883 Return-Path: rangasai.v.chaganty@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Reviewed-by: Sai Chaganty =20 -----Original Message----- From: mikuback@linux.microsoft.com =20 Sent: Friday, June 25, 2021 2:21 PM To: devel@edk2.groups.io Cc: Ni, Ray ; Chaganty, Rangasai V ; Desimone, Nathaniel L Subject: [edk2-platforms][PATCH v4 06/41] IntelSiliconPkg: Add PCH SPI PPI From: Michael Kubacki REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3D3307 This SPI PPI definition is intended to serve as the single definition for I= ntel platform and silicon packages. Cc: Ray Ni Cc: Rangasai V Chaganty Signed-off-by: Michael Kubacki Reviewed-by: Nate DeSimone --- Silicon/Intel/IntelSiliconPkg/Include/Ppi/Spi.h | 25 +++++++++++++++++++= + Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec | 3 +++ 2 files changed, 28 insertions(+) diff --git a/Silicon/Intel/IntelSiliconPkg/Include/Ppi/Spi.h b/Silicon/Inte= l/IntelSiliconPkg/Include/Ppi/Spi.h new file mode 100644 index 000000000000..b2410bd17300 --- /dev/null +++ b/Silicon/Intel/IntelSiliconPkg/Include/Ppi/Spi.h @@ -0,0 +1,25 @@ +/** @file + This file defines the PCH SPI PPI which implements the + Intel(R) PCH SPI Host Controller Compatibility Interface. + + Copyright (c) 2019, Intel Corporation. All rights reserved.
+ SPDX-License-Identifier: BSD-2-Clause-Patent **/ #ifndef=20 +_PCH_SPI_PPI_H_ #define _PCH_SPI_PPI_H_ + +#include + +// +// Extern the GUID for PPI users. +// +extern EFI_GUID gPchSpiPpiGuid; + +/** + Reuse the PCH_SPI_PROTOCOL definitions + This is possible becaues the PPI implementation does not rely on a=20 +PeiService pointer, + as it uses EDKII Glue Lib to do IO accesses **/ typedef=20 +PCH_SPI_PROTOCOL PCH_SPI_PPI; + +#endif diff --git a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec b/Silicon/In= tel/IntelSiliconPkg/IntelSiliconPkg.dec index fb8391000347..1fa447f37722 100644 --- a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec +++ b/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec @@ -71,6 +71,9 @@ [Guids] gEdkiiMicrocodeStorageTypeFlashGuid =3D { 0x2cba01b3, 0xd391, 0x4598, { = 0x8d, 0x89, 0xb7, 0xfc, 0x39, 0x22, 0xfd, 0x71 } } =20 [Ppis] + ## Include/Ppi/Spi.h + gPchSpiPpiGuid =3D { 0x104c7177, 0xc2e6, 0x44f0, { 0xae, 0xe3, 0x9d,=20 + 0x0d, 0x9a, 0x52, 0xca, 0xdf } } + gEdkiiVTdInfoPpiGuid =3D { 0x8a59fcb3, 0xf191, 0x400c, { 0x97, 0x67, 0x6= 7, 0xaf, 0x2b, 0x25, 0x68, 0x4a } } gEdkiiVTdNullRootEntryTableGuid =3D { 0x3de0593f, 0x6e3e, 0x4542, { 0xa1= , 0xcb, 0xcb, 0xb2, 0xdb, 0xeb, 0xd8, 0xff } } =20 -- 2.28.0.windows.1