From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga06.intel.com (mga06.intel.com [134.134.136.31]) by mx.groups.io with SMTP id smtpd.web11.692.1624922803794278848 for ; Mon, 28 Jun 2021 16:26:44 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=BEu7Mydq; spf=pass (domain: intel.com, ip: 134.134.136.31, mailfrom: rangasai.v.chaganty@intel.com) X-IronPort-AV: E=McAfee;i="6200,9189,10029"; a="269182382" X-IronPort-AV: E=Sophos;i="5.83,306,1616482800"; d="scan'208";a="269182382" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Jun 2021 16:26:40 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.83,306,1616482800"; d="scan'208";a="407931603" Received: from orsmsx603.amr.corp.intel.com ([10.22.229.16]) by orsmga006.jf.intel.com with ESMTP; 28 Jun 2021 16:26:40 -0700 Received: from orsmsx612.amr.corp.intel.com (10.22.229.25) by ORSMSX603.amr.corp.intel.com (10.22.229.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Mon, 28 Jun 2021 16:26:40 -0700 Received: from orsmsx601.amr.corp.intel.com (10.22.229.14) by ORSMSX612.amr.corp.intel.com (10.22.229.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Mon, 28 Jun 2021 16:26:40 -0700 Received: from ORSEDG602.ED.cps.intel.com (10.7.248.7) by orsmsx601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4 via Frontend Transport; Mon, 28 Jun 2021 16:26:40 -0700 Received: from NAM04-DM6-obe.outbound.protection.outlook.com (104.47.73.40) by edgegateway.intel.com (134.134.137.103) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2242.4; Mon, 28 Jun 2021 16:26:39 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=YdQrTNmIbAD/qIbLq6Kv6GjCdg3L/VOaiQORtRNyrO7eym7aLNPQqYiCh5f97sg9pZ7ZW0Hq2w8Jh0J2X9I+fmzUrZV/1etsmdvfjuWufKGPGJdoL25PSMNisBZw6EDBHuytvyk+p8HANphWiJOzTcV2b+nuaFWH9HDAAnG3hbj5dkAF/21r7/TQd6u6LBAsoBdDG9MVVyE5o1eOet0fplhylmXpw8HRBN0UKERn6ylJ5CW5DZx7zrfKMgYsIYhvwgXmtyYibxTO2NmdxFe8MWePta/Bc5ExQSR7V72c2Eb4ZhxDhQRUL66Xt/U9ZI65MWxdm/QJUa+YcVGst3bt1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=y9HOG2gExldx3HDoJuktZxiPDFVZEsFjPcagPw3ucGc=; b=bahCOn+hGQJHESaza0Br25htDGjO7PnFfW6KhQcWWJCwf/+XbQQYFEsCZPA4FPfq+1fhj9AgtTS1kNJObh7s+3YSRxRbbfGprz8UNj7FHMkTyJgsjhV0rtijQyau+sA7E1+7y2m6xU/KNVXSBil7kCNXaEv4tIsjv2gc6eTSngbUMgorl25o2pRFBOSZgPgAR+e7l0YS2cRHow/bYe7Nm5paZX1LAciphKjlc9/yLgF0Sh1ls6kpedTR6DYwW9mSuqWeWkScMZ7icQILmPe1PdzBN+6hfA52N4yhSEu8RJ7FL9XyJ9WjhYJI92mGUxYcp1VEsENa4IkFER8meDSP/g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=y9HOG2gExldx3HDoJuktZxiPDFVZEsFjPcagPw3ucGc=; b=BEu7MydqzdqzeORrvoYtUun13WA91NrDsUqwSYG5uiLcbicKmkDxXxGGe6wNdirUbmv2ywIdJYCpYWFQoTKeu4eAXe1xz2bCAXD8xT+svCjbo1ui3sOcSgTx+4n9+IGJmpNwfCgRwdm+digRLZTD9/mYkchUj+ykEJ1ATpETcYk= Received: from MW3PR11MB4602.namprd11.prod.outlook.com (2603:10b6:303:52::19) by MWHPR11MB1952.namprd11.prod.outlook.com (2603:10b6:300:111::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4264.19; Mon, 28 Jun 2021 23:26:38 +0000 Received: from MW3PR11MB4602.namprd11.prod.outlook.com ([fe80::451e:1727:7108:3873]) by MW3PR11MB4602.namprd11.prod.outlook.com ([fe80::451e:1727:7108:3873%9]) with mapi id 15.20.4264.026; Mon, 28 Jun 2021 23:26:38 +0000 From: "Chaganty, Rangasai V" To: "mikuback@linux.microsoft.com" , "devel@edk2.groups.io" CC: "Ni, Ray" , "Desimone, Nathaniel L" Subject: Re: [edk2-platforms][PATCH v4 08/41] IntelSiliconPkg: Add SpiFlashCommonLib Thread-Topic: [edk2-platforms][PATCH v4 08/41] IntelSiliconPkg: Add SpiFlashCommonLib Thread-Index: AQHXagg1PFlaUA1zhESoJhAThU7lYasqFfxg Date: Mon, 28 Jun 2021 23:26:38 +0000 Message-ID: References: <20210625212120.235-1-mikuback@linux.microsoft.com> <20210625212120.235-9-mikuback@linux.microsoft.com> In-Reply-To: <20210625212120.235-9-mikuback@linux.microsoft.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-reaction: no-action dlp-version: 11.5.1.3 dlp-product: dlpe-windows authentication-results: linux.microsoft.com; dkim=none (message not signed) header.d=none;linux.microsoft.com; dmarc=none action=none header.from=intel.com; x-originating-ip: [50.45.159.74] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: a72a5c56-bcc6-48cb-f388-08d93a8c2db9 x-ms-traffictypediagnostic: MWHPR11MB1952: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:9508; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: JImPM4Zq+GcRGCCr6D83acKyLjVarg2lgrk6bc+/JWfi6LElKd0qtuydXvTkMkAj87MnUXI2NHMOY0VMhFdptGpOq5/UBA+QRb8/EN0VrleiN/a6qb7jBhmQwau7Nw/ZSKnisuPUXeOr1BnH3bmHZWSKpcm1miOr4ZCWM5dyIPsckzYCk3IzMsQmEx4XVCz4eTLN2JkxKEOnQk1qzbgUvbGQ1tn1nNoC5iKuV5MN3ub54qRoRZHXeKzZWtr7Puupe45W/6rpOfsODJNfXwMfHDiKhpjfXi3UGg105JYK//3ULnWQMg6xSo6FApxTtGvJQ7vxLRAGtXB9pTenti5LB1tEMGXXnp11WLe/f6mX7sIUazVazNQ+FUdib/wab7vVVc201/wCO115tUO1MM3AvrT6fJW2irOPXU7U7ik2oH+35qGPXvFYFZkXUNkN7XTk1NXkZKvYtbnRWcnVjiVbQZ+rY7NBfBNrf6bEy+x1wiuxa9zRidBG22/vBRS7M1zWUeXUj0NSzRsztSzBCJHgtn6YRohEuYzX3b9XMCI9rXcjFmwaJVS/+6MbmzwLgLLfdltOxMbCASr7eamwqlf6kDIdaf9IqTtLazml3HV/CkR89Aa+UdDFY5D0ckiNYVBoHou3RWMDdLu6tfceKmL9JXMGxpYINIBPARjEmKGfKY3NpPQFPmTYn03D1DDfKYQWgfGRUEJJL6XkG7kFpZcWtKK3cGSo4NGrOnp3rPrmGCnepYQLOzXFgPQiVihPYVEVtNGpsuae2eCBssTzTr9QBg== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW3PR11MB4602.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(136003)(39860400002)(366004)(396003)(346002)(376002)(33656002)(122000001)(71200400001)(38100700002)(55016002)(478600001)(110136005)(86362001)(83380400001)(9686003)(54906003)(2906002)(316002)(52536014)(66946007)(76116006)(8676002)(26005)(4326008)(66476007)(66556008)(5660300002)(66446008)(7696005)(64756008)(6506007)(53546011)(107886003)(186003)(8936002);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?CLrNU2ps1Nn5EWkyqaXQnEl2XXnOqsjuoF+Usc0P4X51VIg1V/nV1CgdWrZo?= =?us-ascii?Q?2M4Kvma6pbiXTVxDrOVpYIG6Up2Aoud2+YoAFoV+H1Kk/mPqOsSKtdcvd6su?= =?us-ascii?Q?cbZU+PZJn4dM/PKFoNHz9fe+SXMdZtVJUuWOA1f9vUPgABwk5kxGKqkPBh1c?= =?us-ascii?Q?CtQAVo3++gL+l0mofSRNM4ekZ6Ly5C1JcZSiPFCC4nJwe6+BVn2zFztzFBp/?= =?us-ascii?Q?d02lm/S8sih3bLE3yCriTqH4Jm6+szxhfBZtZnYAhCI2sb2h554fEOWbfVw5?= =?us-ascii?Q?Z379hoH2X4+3nNEkI7XCpMXQEoSlu8bRZAbQR6jaymgLqD9wSvaZAiwGKs6I?= =?us-ascii?Q?HY9tCGWb7Re+4wMj66r6mRcJrsTCBC1+bBVWesKyX63h7icucLQKDwiO4fpc?= =?us-ascii?Q?D8pH014/3RmalOjjjQflQMjeoIXltYT2m9K7clbtMyJkUQzm/TGtBvVGyfzr?= =?us-ascii?Q?Sbqkk6CnZJTiOIFEJVvOYpOjZ5KecLPUlo+08A0xvNpBBrdTOMpQuiJ5Yl5x?= =?us-ascii?Q?TxHRzVha2orptXyGmnmPuG7Aix/WDwBfnWZVrNpVSwQilr1BuhhsPhmirJ2C?= =?us-ascii?Q?W1IqJfppQCJ7Q/+XsRRnE0Dx8ljPcaiN6tGuaHPpmzxyJu1IHJqCuyWimbKE?= =?us-ascii?Q?bVGGa0+jPK7GyRQxFzJFjC5PrLSY4hkyT6tR//7IkZHKDYx+01pTMa147qja?= =?us-ascii?Q?2d881zadhmyyuTpLuHd0ZsZN/qlPgrpRCwISt23XTCciA2zxfcejxkvx/r5/?= =?us-ascii?Q?peMevBFfhmuQM2XRwxq0Qhp85i588wH4ABD6SnqIZi93umBMOVzyZe5HdvIh?= =?us-ascii?Q?nUb4pWV9LVSTDicnB0Q3mIWRX43PlU4v1Seg25wf6B17MD4oaAnHPL8so191?= =?us-ascii?Q?5ZunIpor52Gp9kS87yEVk0x6A5xVfVjRfeg5vlv8NJE8Xe+gEhotQVH5enTg?= =?us-ascii?Q?H4bWR/+tMkPRW2EETc4pEPZUKhwaT/ZcI2Nj42/WE5pwvztLzzYIyHL1gDol?= =?us-ascii?Q?FAn5vgUaX3waW/aSelaUXTw5gmIpM22Y4EkzfGCJDEoCi01+QYZ9CpaLzHGI?= =?us-ascii?Q?7oox4FrqtyjVIYVOjQpft6QIi00Fys9YIkAwlMKGYiiLVhJHXPLfMU4Hkcrt?= =?us-ascii?Q?qwCHTuZ8WGTUAj2ksvPmXb4pPglnuUQISYvqOzEAej43qOOfRijZfW73tW9b?= =?us-ascii?Q?6BXzGH7K4+WxFMC6hrCjHd5htoNvYOejAUCtTR6/YSRh52hwW5sxgn1/p1mk?= =?us-ascii?Q?jYqzWL7wg6CcaUmTQvDm8FfDX6Lw0LerkiQpOs3F1FSK1/1fR09b2pT8iFXB?= =?us-ascii?Q?YZLEsUZpOJimeRegX0irlber?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW3PR11MB4602.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: a72a5c56-bcc6-48cb-f388-08d93a8c2db9 X-MS-Exchange-CrossTenant-originalarrivaltime: 28 Jun 2021 23:26:38.4857 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: nt8pY06uqyyoGU7RiIqAM2reR51VAqvncUHQE58Sgq1FDn4X6Msb3S0Osez1cF1n/TSTbIYG10+V6GcafdhLLGf9y6t3bOC1A5Ol+hZx+aI= X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR11MB1952 Return-Path: rangasai.v.chaganty@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Reviewed-by: Sai Chaganty =20 -----Original Message----- From: mikuback@linux.microsoft.com =20 Sent: Friday, June 25, 2021 2:21 PM To: devel@edk2.groups.io Cc: Ni, Ray ; Chaganty, Rangasai V ; Desimone, Nathaniel L Subject: [edk2-platforms][PATCH v4 08/41] IntelSiliconPkg: Add SpiFlashComm= onLib From: Michael Kubacki REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3D3307 Adds the SpiFlashCommonLib interface to IntelSiliconPkg. The initial librar= y instance added in this change is the NULL instance. Cc: Ray Ni Cc: Rangasai V Chaganty Signed-off-by: Michael Kubacki Reviewed-by: Nate DeSimone --- Silicon/Intel/IntelSiliconPkg/Library/SpiFlashCommonLibNull/SpiFlashCommon= LibNull.c | 101 ++++++++++++++++++++ Silicon/Intel/IntelSiliconPkg/Include/Library/SpiFlashCommonLib.h = | 98 +++++++++++++++++++ Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec = | 4 + Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dsc = | 1 + Silicon/Intel/IntelSiliconPkg/Library/SpiFlashCommonLibNull/SpiFlashCommon= LibNull.inf | 28 ++++++ 5 files changed, 232 insertions(+) diff --git a/Silicon/Intel/IntelSiliconPkg/Library/SpiFlashCommonLibNull/Sp= iFlashCommonLibNull.c b/Silicon/Intel/IntelSiliconPkg/Library/SpiFlashCommo= nLibNull/SpiFlashCommonLibNull.c new file mode 100644 index 000000000000..c5f46829869c --- /dev/null +++ b/Silicon/Intel/IntelSiliconPkg/Library/SpiFlashCommonLibNull/SpiFla +++ shCommonLibNull.c @@ -0,0 +1,101 @@ +/** @file + Null Library instance of SPI Flash Common Library Class + +Copyright (c) 2017, Intel Corporation. All rights reserved.
+SPDX-License-Identifier: BSD-2-Clause-Patent + +**/ + +#include +#include +#include + +/** + Enable block protection on the Serial Flash device. + + @retval EFI_SUCCESS Operation is successful. + @retval EFI_DEVICE_ERROR If there is any device errors. + +**/ +EFI_STATUS +EFIAPI +SpiFlashLock ( + VOID + ) +{ + return EFI_SUCCESS; +} + +/** + Read NumBytes bytes of data from the address specified by + PAddress into Buffer. + + @param[in] Address The starting physical address of the read. + @param[in,out] NumBytes On input, the number of bytes to read. On = output, the number + of bytes actually read. + @param[out] Buffer The destination data buffer for the read. + + @retval EFI_SUCCESS Operation is successful. + @retval EFI_DEVICE_ERROR If there is any device errors. + +**/ +EFI_STATUS +EFIAPI +SpiFlashRead ( + IN UINTN Address, + IN OUT UINT32 *NumBytes, + OUT UINT8 *Buffer + ) +{ + ASSERT(FALSE); + return EFI_SUCCESS; +} + +/** + Write NumBytes bytes of data from Buffer to the address specified by + PAddresss. + + @param[in] Address The starting physical address of the wri= te. + @param[in,out] NumBytes On input, the number of bytes to write. = On output, + the actual number of bytes written. + @param[in] Buffer The source data buffer for the write. + + @retval EFI_SUCCESS Operation is successful. + @retval EFI_DEVICE_ERROR If there is any device errors. + +**/ +EFI_STATUS +EFIAPI +SpiFlashWrite ( + IN UINTN Address, + IN OUT UINT32 *NumBytes, + IN UINT8 *Buffer + ) +{ + ASSERT(FALSE); + return EFI_SUCCESS; +} + +/** + Erase the block starting at Address. + + @param[in] Address The starting physical address of the block t= o be erased. + This library assume that caller guarantee th= at the PAddress + is at the starting address of this block. + @param[in] NumBytes On input, the number of bytes of the logical= block to be erased. + On output, the actual number of bytes erased= . + + @retval EFI_SUCCESS. Operation is successful. + @retval EFI_DEVICE_ERROR If there is any device errors. + +**/ +EFI_STATUS +EFIAPI +SpiFlashBlockErase ( + IN UINTN Address, + IN UINTN *NumBytes + ) +{ + ASSERT(FALSE); + return EFI_SUCCESS; +} diff --git a/Silicon/Intel/IntelSiliconPkg/Include/Library/SpiFlashCommonLi= b.h b/Silicon/Intel/IntelSiliconPkg/Include/Library/SpiFlashCommonLib.h new file mode 100644 index 000000000000..ef62ba238d71 --- /dev/null +++ b/Silicon/Intel/IntelSiliconPkg/Include/Library/SpiFlashCommonLib.h @@ -0,0 +1,98 @@ +/** @file + The header file includes the common header files, defines + internal structure and functions used by SpiFlashCommonLib. + + Copyright (c) 2019 Intel Corporation. All rights reserved.
+ SPDX-License-Identifier: BSD-2-Clause-Patent + +**/ + +#ifndef __SPI_FLASH_COMMON_LIB_H__ +#define __SPI_FLASH_COMMON_LIB_H__ + +#include +#include +#include +#include +#include +#include #include=20 + #include=20 + + +#define SECTOR_SIZE_4KB 0x1000 // Common 4kBytes sector size +/** + Enable block protection on the Serial Flash device. + + @retval EFI_SUCCESS Opertion is successful. + @retval EFI_DEVICE_ERROR If there is any device errors. + +**/ +EFI_STATUS +EFIAPI +SpiFlashLock ( + VOID + ); + +/** + Read NumBytes bytes of data from the address specified by + PAddress into Buffer. + + @param[in] Address The starting physical address of the read. + @param[in,out] NumBytes On input, the number of bytes to read. On = output, the number + of bytes actually read. + @param[out] Buffer The destination data buffer for the read. + + @retval EFI_SUCCESS Opertion is successful. + @retval EFI_DEVICE_ERROR If there is any device errors. + +**/ +EFI_STATUS +EFIAPI +SpiFlashRead ( + IN UINTN Address, + IN OUT UINT32 *NumBytes, + OUT UINT8 *Buffer + ); + +/** + Write NumBytes bytes of data from Buffer to the address specified by + PAddresss. + + @param[in] Address The starting physical address of the wri= te. + @param[in,out] NumBytes On input, the number of bytes to write. = On output, + the actual number of bytes written. + @param[in] Buffer The source data buffer for the write. + + @retval EFI_SUCCESS Opertion is successful. + @retval EFI_DEVICE_ERROR If there is any device errors. + +**/ +EFI_STATUS +EFIAPI +SpiFlashWrite ( + IN UINTN Address, + IN OUT UINT32 *NumBytes, + IN UINT8 *Buffer + ); + +/** + Erase the block starting at Address. + + @param[in] Address The starting physical address of the block t= o be erased. + This library assume that caller garantee tha= t the PAddress + is at the starting address of this block. + @param[in] NumBytes On input, the number of bytes of the logical= block to be erased. + On output, the actual number of bytes erased= . + + @retval EFI_SUCCESS. Opertion is successful. + @retval EFI_DEVICE_ERROR If there is any device errors. + +**/ +EFI_STATUS +EFIAPI +SpiFlashBlockErase ( + IN UINTN Address, + IN UINTN *NumBytes + ); + +#endif diff --git a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec b/Silicon/In= tel/IntelSiliconPkg/IntelSiliconPkg.dec index 4e87d5e852d3..e71e7b3421cd 100644 --- a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec +++ b/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec @@ -46,6 +46,10 @@ [LibraryClasses.IA32, LibraryClasses.X64] # ReportCpuHobLib|Include/Library/ReportCpuHobLib.h =20 + ## @libraryclass Provides services to perform SPI flash actions # =20 + SpiFlashCommonLib|Include/Library/SpiFlashCommonLib.h + [Guids] ## GUID for Package token space # {A9F8D54E-1107-4F0A-ADD0-4587E7A4A735} diff --git a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dsc b/Silicon/In= tel/IntelSiliconPkg/IntelSiliconPkg.dsc index 1092371d848e..aeed452ed521 100644 --- a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dsc +++ b/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dsc @@ -94,6 +94,7 @@ [Components] IntelSiliconPkg/Library/PeiDxeSmmBootMediaLib/DxeSmmFirmwareBootMediaLib= .inf IntelSiliconPkg/Library/DxeAslUpdateLib/DxeAslUpdateLib.inf IntelSiliconPkg/Library/ReportCpuHobLib/ReportCpuHobLib.inf + =20 + IntelSiliconPkg/Library/SpiFlashCommonLibNull/SpiFlashCommonLibNull.in + f =20 [BuildOptions] *_*_*_CC_FLAGS =3D -D DISABLE_NEW_DEPRECATED_INTERFACES diff --git a/Sil= icon/Intel/IntelSiliconPkg/Library/SpiFlashCommonLibNull/SpiFlashCommonLibN= ull.inf b/Silicon/Intel/IntelSiliconPkg/Library/SpiFlashCommonLibNull/SpiFl= ashCommonLibNull.inf new file mode 100644 index 000000000000..f2d9e4f21d4b --- /dev/null +++ b/Silicon/Intel/IntelSiliconPkg/Library/SpiFlashCommonLibNull/SpiFla +++ shCommonLibNull.inf @@ -0,0 +1,28 @@ +### @file +# NULL instance of Spi Flash Common Library Class # # Copyright (c)=20 +2017, Intel Corporation. All rights reserved.
# #=20 +SPDX-License-Identifier: BSD-2-Clause-Patent # ### + +[Defines] + INF_VERSION =3D 0x00010017 + BASE_NAME =3D SpiFlashCommonLibNull + FILE_GUID =3D F35BBEE7-A681-443E-BB15-07AF9FABBDED + VERSION_STRING =3D 1.0 + MODULE_TYPE =3D BASE + LIBRARY_CLASS =3D SpiFlashCommonLib +# +# The following information is for reference only and not required by the = build tools. +# +# VALID_ARCHITECTURES =3D IA32 X64 +# + +[Packages] + MdePkg/MdePkg.dec + IntelSiliconPkg/IntelSiliconPkg.dec + +[Sources] + SpiFlashCommonLibNull.c -- 2.28.0.windows.1