From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga12.intel.com (mga12.intel.com [192.55.52.136]) by mx.groups.io with SMTP id smtpd.web10.3935.1620771176897055290 for ; Tue, 11 May 2021 15:12:57 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=oGox/Sye; spf=pass (domain: intel.com, ip: 192.55.52.136, mailfrom: isaac.w.oram@intel.com) IronPort-SDR: kLXlLGQQkL14IM3K1W5xji1tftvvoheVDxErIfOdu5mub84t3CsfngyXwub3HNGye9pm8jthFK wAgO+pBhonYw== X-IronPort-AV: E=McAfee;i="6200,9189,9981"; a="179155835" X-IronPort-AV: E=Sophos;i="5.82,291,1613462400"; d="scan'208";a="179155835" Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 May 2021 15:12:55 -0700 IronPort-SDR: dASPIGIWsqnoboNbfLOGP1y+B4k8CursaPEcsAnu/wDk6NImorX+LAHAb5spknuB52pvDGrRdd W2W0xXIKg3yg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.82,291,1613462400"; d="scan'208";a="408984025" Received: from orsmsx604.amr.corp.intel.com ([10.22.229.17]) by orsmga002.jf.intel.com with ESMTP; 11 May 2021 15:12:54 -0700 Received: from orsmsx611.amr.corp.intel.com (10.22.229.24) by ORSMSX604.amr.corp.intel.com (10.22.229.17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2106.2; Tue, 11 May 2021 15:12:54 -0700 Received: from orsmsx608.amr.corp.intel.com (10.22.229.21) by ORSMSX611.amr.corp.intel.com (10.22.229.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2106.2; Tue, 11 May 2021 15:12:53 -0700 Received: from ORSEDG601.ED.cps.intel.com (10.7.248.6) by orsmsx608.amr.corp.intel.com (10.22.229.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2106.2 via Frontend Transport; Tue, 11 May 2021 15:12:53 -0700 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (104.47.58.106) by edgegateway.intel.com (134.134.137.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2106.2; Tue, 11 May 2021 15:12:53 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=BI+D9MP//d+9/L/AcIfSkr70/gtz6A/wvFIANcgxajPiY9G89nNU7tcv+w4vUJ5Fx652riYU+hrrv3O60+qyjC/0Hxu/hIeLOFFWd5+L+igF+6wSFppj++VOYEUHhpx9zicQkD7sLzkkzJvYyWWl3a82taMBt3ThAMs5d2ha/U8zyBnZtU0eMb4ECVQSPBPRU4f8tVrwhhxZT9DYSLmjdT0ARi43/Ii3H/N6QXAGmfVpJxbt8vRVcUT7NeJsXYm2jHbf0gPcJ3nDk32zS+lqBog8GwU0FSxuGhC2bfWit6Xe2p6XknSo5CTrDAbyE8CNyA48bd1MrWFPkBuSrCWFfw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=r4pTEenjt08VSHA+LsyJwiLFiFOJuNSsP1xg9N1VF/0=; b=nkyPdwsCCuGbLAXwdDLJaVRRaT9cM1pL8an0ejc5/j6pVqCtIAMgpHy/znPDhOL3DwW/1FT/hxwNc/gRRcOVAh46sAhJ0Khr5uuzuelAWLm49+zno7V49qZvsACHqQyYyeS41kiAFPPDV2rEiCfB4iWnwAWkYtfIFnxtlgxJbYhdqI3YSmuHwB1WwzfInR0H2Q3Dt6W+B5DOF07AdW5dL90TtBtC2Y+3CH94H/jRngCjD2pk0njYn8EX4CFlHh7GhUxkEXhbjPkiPaHXsG02Y2qkGwJ4cnn+EunUemMYKWFbtT7IPNVVjhuqxhyMXwOmQco+p+//0LaZ3VItvOaUzg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=r4pTEenjt08VSHA+LsyJwiLFiFOJuNSsP1xg9N1VF/0=; b=oGox/SyeFrkk/xNSgOOwdC9ZUbwYUDTSiVkYi01ezgWubHqHy0NB3zUxoIswq1rwH2PRmI8XHyfbHw3FL2pQtXpdj13bOp2SvlVNwJvD5gyaKz6lbQ/N9JWWbBxPS7j5oG5sxwIHCrmmmOTpDcxlalwBm3CBc10lX5N1LiyEW5k= Received: from MW3PR11MB4747.namprd11.prod.outlook.com (2603:10b6:303:2f::11) by CO1PR11MB4884.namprd11.prod.outlook.com (2603:10b6:303:6c::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.26; Tue, 11 May 2021 22:12:47 +0000 Received: from MW3PR11MB4747.namprd11.prod.outlook.com ([fe80::bb:85ac:3e3d:11fa]) by MW3PR11MB4747.namprd11.prod.outlook.com ([fe80::bb:85ac:3e3d:11fa%4]) with mapi id 15.20.4108.031; Tue, 11 May 2021 22:12:47 +0000 From: "Oram, Isaac W" To: "Desimone, Nathaniel L" , "devel@edk2.groups.io" CC: "Chiu, Chasel" , "Kinney, Michael D" , "Abbas, Mohamed" , Michael Kubacki , "Bobroff, Zachary" , "DOPPALAPUDI, HARIKRISHNA" Subject: Re: [edk2-platforms] [PATCH V1 00/18] Reinstate Purley MinPlatform Thread-Topic: [edk2-platforms] [PATCH V1 00/18] Reinstate Purley MinPlatform Thread-Index: AQHXRkrZteWYp5geiUK9e3CYyeE/oKre0/fw Date: Tue, 11 May 2021 22:12:46 +0000 Message-ID: References: <20210511094826.12495-1-nathaniel.l.desimone@intel.com> In-Reply-To: <20210511094826.12495-1-nathaniel.l.desimone@intel.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-version: 11.5.1.3 dlp-reaction: no-action authentication-results: intel.com; dkim=none (message not signed) header.d=none;intel.com; dmarc=none action=none header.from=intel.com; x-originating-ip: [73.67.210.78] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: ff94e078-2f98-464b-461b-08d914c9e878 x-ms-traffictypediagnostic: CO1PR11MB4884: x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:6108; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: KTCN0h9MH5kVQo+HnoYzUdXfkwstd/KfjhyP/pk576550zIC0IkdTCXa2nS0Ov8MRF7eegccyXc5n055HouzpI5yrewrVuZirSIGSfWIBIUrXuWsvX4hBebJc+0eWzLnf4bKeVBWPLKQq1ga6RC82V7NEuqUlWsAnAssm7iguSVdLEVnR/MReVHff7GxpG17k+/oRw27CpOXmb+RjHK3UKCsHFiZEtGQu0aR1S+WzFsR23gwnsJcnMlbiMm+Ffb/V13RJ1N2lWEFoFoEcLmwYwRwhgPcQ15xcGEmiczeHLqbX++WuzS6hdtifKwGJAr/F+Ci36R0A9xYlcuvUSx6TDRztQBvBgPSxcPN3VNoFlQgssTBichTS8+HgAa2pLQNpk8AbV+4s8yJ3aZ5I/oK1h58P1UBo7sT6TMJYIDZMneOTlDMNcILym6jGdX4C3YeOhqKJMwqdZO2CIEVy//ekce2WRA0/ceNSOuSWUgwZ6nkKPf37PTUKUkIpXYQw0f+3HWd0B6V2QCySsrgIKBq2iqEfBu7H3cpLJrLiD8xoZEPDW+rjqw67Y6IFh5mayU41RJwWXmscwPtz7WXxg18LdOHUDxhq11yCZZQjKxkVSg= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW3PR11MB4747.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(396003)(136003)(376002)(346002)(39860400002)(366004)(6506007)(2906002)(5660300002)(19627235002)(83380400001)(52536014)(478600001)(54906003)(86362001)(110136005)(316002)(7696005)(4326008)(53546011)(76116006)(66946007)(55016002)(186003)(33656002)(9686003)(122000001)(8676002)(38100700002)(66556008)(30864003)(66476007)(66446008)(71200400001)(26005)(64756008)(8936002)(579004)(559001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata: =?us-ascii?Q?hX0AAGEMFwY2Jd2lCu2Xj79DCxdOSJgMnfw46PNic6dvL7LgPH3R2oO/uZNp?= =?us-ascii?Q?TjLby1xZUyOWenc2VjuARuUrR3/G+eQjrOAXbQhby0mNp6Mt5L4MXCgZKl9x?= =?us-ascii?Q?fDBJ+62tjgqw9RYEpz3TQP4uoaIatAroDo2/DFSynpJMkUkZpjvTcAfGzcgp?= =?us-ascii?Q?fO+M9h82pfqZRiLqsECajII5PLUn9+WlDa5ejg2N7qNFgkNA6rUNPO/8WOvK?= =?us-ascii?Q?p1Ke4nqcdfK0t3wzLg1VScnZ0kTPG8C2EB6AKueoTjggFMDdOSeKB7oQj3kx?= =?us-ascii?Q?8no8x5lSHLT53995QNGaHbQxdnlYNRjvEjIcbtBENR0qvAr8+KZpd5c6xYtk?= =?us-ascii?Q?o9UewetwP/OwfLfTIqxCyJj0nnMfl2Q/t71r6dSW8TTyeVEdEFWxLN+sw7mX?= =?us-ascii?Q?tvZdBn4QqAbVhhtI22sYK2GdhnOFhgCEBGxZ+CC0XwBnOWGkngF46My4wucl?= =?us-ascii?Q?Gr6kvhIC7OfX/oJ+d+bDCUM53Rv6xsB3HAdLbheeKEVmsbnaBbXPazww6h1T?= =?us-ascii?Q?e7zi4gPaXrrS64yEhpoV/rLvH/eO097LcKmhwRqEPic7TKF/QOGO7JRX7FAO?= =?us-ascii?Q?/GB4sYY+V3XbGa40K8KMrkO4ffTNZduH2+SAlEqnACXEQaru+N5O9TUVUzQ+?= =?us-ascii?Q?mBxxfiThwi65yY3O1cxtbihSGBkj7Ot5iX7o5oHJOxFMoF3GXOfsId9q9vrp?= =?us-ascii?Q?xtvYVBR2yjH7tQ+kz8cLGxOBHvPYOvrAKdJQzLtYqagkGYTPOsCwkF5qX8oY?= =?us-ascii?Q?8c7++9VlcbHv2aY1ZQ2yt4Gagu7zaZMYqtAQ+UhKcNvSMXRJ1Y1sxgo1Lwjh?= =?us-ascii?Q?E56xbuhZe676Sl3mb+y+avTAUhFXsiVSVA2/52Jkx7AbrjldA4hnnkANuWAi?= =?us-ascii?Q?yU6N2r0Ch3YOIQ+Bhn3ZoXaDiHnQgw4h4Ty7fT1I8oubJMwPqfX2ahaK8zXm?= =?us-ascii?Q?8+CKsBIZnajmHYQD2ps5tAlm+tNtHpm3fFs4vpbjm3pNxFnrZ32v1WFQhdn/?= =?us-ascii?Q?z5BgVzOzwII/3ygcX8Y6y9P4DntdIBkS8T4RBPH/GeDHSwkQkL8xj7Nf0UkN?= =?us-ascii?Q?lCqOfCPkYxQeVQUfMU4djOlJQkZqLw8fwOwLgZB7xA2LknmoG3g+KMVxXEY0?= =?us-ascii?Q?h7dhdTpmcsX9yMzn2jqowJf59KWpEMlBgzkXEekTx8CLjN30OsstUHc4okjZ?= =?us-ascii?Q?G3Wo85xDVnGd29bW+dQ+PWOd8DFO1d1bhCElJrMK7w0pmJfCYf88KqafmH4b?= =?us-ascii?Q?LLECElzRCKGwiKvqubUjsJqLGjRMIVH3U5cm407Fl9s3cYXNtFpTh2wthpyW?= =?us-ascii?Q?nHp2oZW2LB7sPi9424DLJelB?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW3PR11MB4747.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: ff94e078-2f98-464b-461b-08d914c9e878 X-MS-Exchange-CrossTenant-originalarrivaltime: 11 May 2021 22:12:46.8325 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: GWngWQxbRB6rRwVqv2B4KVbufVd7YL+cgKJAPSLPIM0ryX4fV+mbyLBBv20xXkwROtDPOQPA2fB+VxgI667i8w== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO1PR11MB4884 Return-Path: isaac.w.oram@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Series Reviewed-by: Isaac Oram Some nit observations. Not critical, but nice to update. Patch 05/18: Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiPchPol= icyLib/PeiPchPolicyLib.inf would be better if it included MdePkg/MdePkg.dec= in [Packages] section. Patch 16/18: Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Library/Bo= ardInitLib/PeiMtOlympusInitPreMemLib.c has some commented out code between = lines 143 and 160 that should be removed. Regards, Isaac -----Original Message----- From: Desimone, Nathaniel L =20 Sent: Tuesday, May 11, 2021 2:48 AM To: devel@edk2.groups.io Cc: Chiu, Chasel ; Kinney, Michael D ; Oram, Isaac W ; Abbas, Mohamed ; Michael Kubacki ; Bobr= off, Zachary ; DOPPALAPUDI, HARIKRISHNA Subject: [edk2-platforms] [PATCH V1 00/18] Reinstate Purley MinPlatform This patch series revives the PurleyOpenBoardPkg. The package has been upgraded to support the newest MinPlatformPkg and the new advanced feature architecture. Build issues with the newest EDK II have been fixed. Finally, I believe most (if not all) MinPlatform Architecture violations have been fixed. The build system has been converted from the legacy .bat scripts to the new Python build infrastructure. For silicon code, I have consolidated PurleyRcPkg, PurleySktPkg, and LewisburgPkg into a single PurleyRefreshSiliconPkg for consistency with the other MinPlatform board port's silicon packages. In addition, the silicon code has been upgraded to a newer version with support for the 2nd Generation Xeon Scalable "Cascade Lake" processors. Cc: Chasel Chiu Cc: Mike Kinney Cc: Isaac Oram Cc: Mohamed Abbas Cc: Michael Kubacki Cc: Zachary Bobroff Cc: Harikrishna Doppalapudi Signed-off-by: Nate DeSimone Nate DeSimone (18): PurleyRefreshSiliconPkg: Add DEC and DSC files. PurleyRefreshSiliconPkg/Pch: Add Register Header Files PurleyRefreshSiliconPkg/Pch: Add Public Header Files PurleyRefreshSiliconPkg/Pch: Add Private Header Files PurleyRefreshSiliconPkg/Pch: Add libraries PurleyRefreshSiliconPkg/Pch: Add ACPI tables PurleyRefreshSiliconPkg: Add Uncore files PurleyOpenBoardPkg: Add includes and libraries PurleyOpenBoardPkg: Add modules PurleyOpenBoardPkg/Acpi/BoardAcpiDxe: Add PlatformPciTree_WFP.asi PurleyOpenBoardPkg/Acpi/BoardAcpiDxe: Add PCxx.asi files PurleyOpenBoardPkg/Acpi/BoardAcpiDxe: Add ASL files PurleyOpenBoardPkg/Acpi: Add BoardAcpiDxe PurleyOpenBoardPkg: Add MtOlympus build files PurleyOpenBoardPkg: Add StructureConfig.dsc PurleyOpenBoardPkg: Add BoardMtOlympus Readme.md: Add PurleyOpenBoardPkg Maintainers.txt: Add PurleyOpenBoardPkg and PurleyRefreshSiliconPkg Maintainers.txt | 10 + .../Acpi/BoardAcpiDxe/AmlOffsetTable.c | 290 + .../Acpi/BoardAcpiDxe/BoardAcpiDxe.c | 547 ++ .../Acpi/BoardAcpiDxe/BoardAcpiDxe.h | 82 + .../Acpi/BoardAcpiDxe/BoardAcpiDxe.inf | 71 + .../Acpi/BoardAcpiDxe/BoardAcpiDxeDsdt.c | 516 ++ .../Acpi/BoardAcpiDxe/Dsdt.inf | 29 + .../Acpi/BoardAcpiDxe/Dsdt/AMLUPD.asl | 19 + .../Acpi/BoardAcpiDxe/Dsdt/CommonPlatform.asi | 227 + .../Acpi/BoardAcpiDxe/Dsdt/DSDT.asl | 77 + .../Acpi/BoardAcpiDxe/Dsdt/Gpe.asl | 134 + .../Acpi/BoardAcpiDxe/Dsdt/HostBus.asl | 256 + .../Dsdt/IioPcieHotPlugGpeHandler.asl | 842 ++ .../Dsdt/IioPcieRootPortHotPlug.asl | 686 ++ .../Acpi/BoardAcpiDxe/Dsdt/Itss.asl | 32 + .../Acpi/BoardAcpiDxe/Dsdt/Mother.asi | 202 + .../Acpi/BoardAcpiDxe/Dsdt/Os.asi | 145 + .../Acpi/BoardAcpiDxe/Dsdt/PC00.asi | 385 + .../Acpi/BoardAcpiDxe/Dsdt/PC01.asi | 255 + .../Acpi/BoardAcpiDxe/Dsdt/PC02.asi | 255 + .../Acpi/BoardAcpiDxe/Dsdt/PC03.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC04.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC05.asi | 233 + .../Acpi/BoardAcpiDxe/Dsdt/PC06.asi | 328 + .../Acpi/BoardAcpiDxe/Dsdt/PC06Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/PC07.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC08.asi | 262 + .../Acpi/BoardAcpiDxe/Dsdt/PC09.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC10.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC11.asi | 231 + .../Acpi/BoardAcpiDxe/Dsdt/PC12.asi | 324 + .../Acpi/BoardAcpiDxe/Dsdt/PC12Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/PC13.asi | 256 + .../Acpi/BoardAcpiDxe/Dsdt/PC14.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC15.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC16.asi | 231 + .../Acpi/BoardAcpiDxe/Dsdt/PC17.asi | 231 + .../Acpi/BoardAcpiDxe/Dsdt/PC18.asi | 342 + .../Acpi/BoardAcpiDxe/Dsdt/PC18Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/PC19.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC20.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC21.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC22.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC23.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC24.asi | 231 + .../Acpi/BoardAcpiDxe/Dsdt/PC25.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC26.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC27.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC28.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC29.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC30.asi | 256 + .../Acpi/BoardAcpiDxe/Dsdt/PC31.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC32.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC33.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC34.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC35.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC36.asi | 257 + .../Acpi/BoardAcpiDxe/Dsdt/PC37.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC38.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC39.asi | 260 + .../Acpi/BoardAcpiDxe/Dsdt/PC40.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC41.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC42.asi | 290 + .../Acpi/BoardAcpiDxe/Dsdt/PC43.asi | 259 + .../Acpi/BoardAcpiDxe/Dsdt/PC44.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC45.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC46.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/PC47.asi | 232 + .../Acpi/BoardAcpiDxe/Dsdt/Pch.asi | 10 + .../Acpi/BoardAcpiDxe/Dsdt/PchApic.asi | 17 + .../Acpi/BoardAcpiDxe/Dsdt/PchEhci1.asi | 91 + .../Acpi/BoardAcpiDxe/Dsdt/PchEhci2.asi | 92 + .../Acpi/BoardAcpiDxe/Dsdt/PchGbe.asl | 17 + .../Acpi/BoardAcpiDxe/Dsdt/PchLpc.asi | 22 + .../Acpi/BoardAcpiDxe/Dsdt/PchSata.asi | 807 ++ .../Acpi/BoardAcpiDxe/Dsdt/PchXhci.asi | 329 + .../Acpi/BoardAcpiDxe/Dsdt/PciCrs.asi | 312 + .../Acpi/BoardAcpiDxe/Dsdt/PciIrq.asi | 455 + .../Acpi/BoardAcpiDxe/Dsdt/PcieHp.asi | 644 ++ .../Acpi/BoardAcpiDxe/Dsdt/PcieHpDev.asi | 14 + .../Acpi/BoardAcpiDxe/Dsdt/PcieNonHpDev.asi | 16 + .../Acpi/BoardAcpiDxe/Dsdt/PcieSeg.asi | 355 + .../Acpi/BoardAcpiDxe/Dsdt/Platform.asl | 79 + .../Acpi/BoardAcpiDxe/Dsdt/PlatformGpe.asi | 78 + .../BoardAcpiDxe/Dsdt/PlatformPciTree_WFP.asi | 8070 +++++++++++++++++ .../Acpi/BoardAcpiDxe/Dsdt/Sck1Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/Sck2Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/Sck3Ejd.asi | 9 + .../Acpi/BoardAcpiDxe/Dsdt/Uncore0.asi | 33 + .../Acpi/BoardAcpiDxe/Dsdt/Uncore1.asi | 175 + .../Acpi/BoardAcpiDxe/Dsdt/Uncore2.asi | 125 + .../Acpi/BoardAcpiDxe/Dsdt/Uncore3.asi | 98 + .../Acpi/BoardAcpiDxe/Dsdt/WFPPlatform.asl | 189 + .../BoardMtOlympus/GitEdk2MinMtOlympus.bat | 74 + .../BasePlatformHookLib/BasePlatformHookLib.c | 292 + .../BasePlatformHookLib.inf | 36 + .../BoardAcpiLib/DxeBoardAcpiTableLib.c | 35 + .../BoardAcpiLib/DxeBoardAcpiTableLib.inf | 40 + .../BoardAcpiLib/DxeMtOlympusAcpiTableLib.c | 52 + .../BoardAcpiLib/SmmBoardAcpiEnableLib.c | 61 + .../BoardAcpiLib/SmmBoardAcpiEnableLib.inf | 41 + .../BoardAcpiLib/SmmMtOlympusAcpiEnableLib.c | 36 + .../BoardAcpiLib/SmmSiliconAcpiEnableLib.c | 119 + .../Library/BoardInitLib/AllLanesEparam.c | 43 + .../Library/BoardInitLib/GpioTable.c | 296 + .../Library/BoardInitLib/IioBifur.c | 88 + .../BoardInitLib/PeiBoardInitPostMemLib.c | 45 + .../BoardInitLib/PeiBoardInitPostMemLib.inf | 37 + .../BoardInitLib/PeiBoardInitPreMemLib.c | 111 + .../BoardInitLib/PeiBoardInitPreMemLib.inf | 69 + .../Library/BoardInitLib/PeiMtOlympusDetect.c | 27 + .../BoardInitLib/PeiMtOlympusInitLib.h | 17 + .../BoardInitLib/PeiMtOlympusInitPostMemLib.c | 85 + .../BoardInitLib/PeiMtOlympusInitPreMemLib.c | 614 ++ .../Library/BoardInitLib/UsbOC.c | 45 + .../BoardMtOlympus/OpenBoardPkg.dsc | 221 + .../BoardMtOlympus/OpenBoardPkg.fdf | 589 ++ .../BoardMtOlympus/PlatformPkgBuildOption.dsc | 81 + .../BoardMtOlympus/PlatformPkgConfig.dsc | 58 + .../BoardMtOlympus/PlatformPkgPcd.dsc | 389 + .../BoardMtOlympus/StructureConfig.dsc | 6203 +++++++++++++ .../PurleyOpenBoardPkg/BoardMtOlympus/bld.bat | 138 + .../BoardMtOlympus/build_board.py | 177 + .../BoardMtOlympus/build_config.cfg | 32 + .../BoardMtOlympus/logo.txt | 11 + .../BoardMtOlympus/postbuild.bat | 95 + .../BoardMtOlympus/prebuild.bat | 197 + .../Ipmi/Library/IpmiLibKcs/IpmiLibKcs.c | 362 + .../Ipmi/Library/IpmiLibKcs/IpmiLibKcs.inf | 40 + .../Features/Ipmi/Library/IpmiLibKcs/KcsBmc.c | 485 + .../Features/Ipmi/Library/IpmiLibKcs/KcsBmc.h | 208 + .../IpmiPlatformHookLib/IpmiPlatformHookLib.c | 39 + .../IpmiPlatformHookLib.inf | 28 + .../Include/Acpi/GlobalNvs.asi | 282 + .../Include/Acpi/GlobalNvsAreaDef.h | 128 + .../Include/Guid/PchRcVariable.h | 414 + .../Include/Guid/SetupVariable.h | 539 ++ .../Include/IioBifurcationSlotTable.h | 100 + .../PurleyOpenBoardPkg/Include/Platform.h | 92 + .../Include/Ppi/SystemBoard.h | 63 + .../Include/Protocol/PciIovPlatform.h | 70 + .../PurleyOpenBoardPkg/Include/SetupTable.h | 21 + .../PurleyOpenBoardPkg/Include/SioRegs.h | 35 + .../Intel/PurleyOpenBoardPkg/OpenBoardPkg.dec | 141 + .../DxePlatformBootManagerLib/BdsPlatform.c | 1354 +++ .../DxePlatformBootManagerLib/BdsPlatform.h | 184 + .../DxePlatformBootManagerLib.inf | 96 + .../DxePlatformBootManagerLib/MemoryTest.c | 85 + .../PlatformBootOption.c | 559 ++ .../Pci/PciPlatform/IoApic.h | 22 + .../Pci/PciPlatform/PciIovPlatformPolicy.c | 96 + .../Pci/PciPlatform/PciIovPlatformPolicy.h | 51 + .../Pci/PciPlatform/PciPlatform.c | 183 + .../Pci/PciPlatform/PciPlatform.h | 201 + .../Pci/PciPlatform/PciPlatform.inf | 70 + .../Pci/PciPlatform/PciPlatformHooks.c | 527 ++ .../Pci/PciPlatform/PciPlatformHooks.h | 24 + .../Pci/PciPlatform/PciSupportLib.c | 103 + .../Pci/PciPlatform/PciSupportLib.h | 44 + .../Policy/IioUdsDataDxe/IioUdsDataDxe.c | 86 + .../Policy/IioUdsDataDxe/IioUdsDataDxe.h | 81 + .../Policy/IioUdsDataDxe/IioUdsDataDxe.inf | 36 + .../SiliconPolicyInitLib.c | 130 + .../SiliconPolicyInitLib.inf | 39 + .../PchPolicyUpdateUsb.c | 99 + .../SiliconPolicyUpdateLib.c | 659 ++ .../SiliconPolicyUpdateLib.inf | 54 + .../PlatformCpuPolicy/PlatformCpuPolicy.c | 654 ++ .../PlatformCpuPolicy/PlatformCpuPolicy.inf | 80 + .../Policy/S3NvramSave/S3NvramSave.c | 256 + .../Policy/S3NvramSave/S3NvramSave.h | 31 + .../Policy/S3NvramSave/S3NvramSave.inf | 59 + .../Policy/SystemBoard/SystemBoardCommon.c | 625 ++ .../Policy/SystemBoard/SystemBoardPei.c | 255 + .../Policy/SystemBoard/SystemBoardPei.h | 182 + .../Policy/SystemBoard/SystemBoardPei.inf | 76 + Platform/Intel/Readme.md | 34 + Platform/Intel/build.cfg | 1 + Readme.md | 1 + .../Iio/Include/Protocol/IioSystem.h | 58 + .../Include/Guid/MemoryConfigData.h | 19 + .../Include/Guid/MemoryMapData.h | 74 + .../Include/Guid/PartialMirrorGuid.h | 59 + .../Include/Guid/SmramMemoryReserve.h | 43 + .../Include/Guid/SocketCommonRcVariable.h | 41 + .../Include/Guid/SocketIioVariable.h | 264 + .../Include/Guid/SocketMemoryVariable.h | 321 + .../Include/Guid/SocketMpLinkVariable.h | 173 + .../Include/Guid/SocketPciResourceData.h | 42 + .../Guid/SocketPowermanagementVariable.h | 227 + .../Guid/SocketProcessorCoreVariable.h | 115 + .../Include/Guid/SocketVariable.h | 35 + .../Include/Library/CpuPpmLib.h | 707 ++ .../Include/Library/CsrToPcieAddress.h | 42 + .../Include/Library/MmPciBaseLib.h | 48 + .../Include/Library/PcieAddress.h | 80 + .../Include/Library/PciePlatformHookLib.h | 27 + .../Include/Library/UsraAccessApi.h | 85 + .../Include/MaxSocket.h | 19 + .../Include/Ppi/SiliconRegAccess.h | 162 + .../Include/Protocol/IioUds.h | 44 + .../Include/Protocol/PciCallback.h | 84 + .../Include/Protocol/SiliconRegAccess.h | 227 + .../Include/SocketConfiguration.h | 514 ++ .../Include/UncoreCommonIncludes.h | 354 + .../Include/UsraAccessType.h | 195 + .../Chip/Skx/Include/Iio/IioConfig.h | 300 + .../Chip/Skx/Include/Iio/IioPlatformData.h | 298 + .../Chip/Skx/Include/Iio/IioRegs.h | 314 + .../Skx/Include/Iio/IioSetupDefinitions.h | 111 + .../Chip/Skx/Include/KtiDisc.h | 26 + .../Chip/Skx/Include/KtiHost.h | 136 + .../Chip/Skx/Include/KtiSi.h | 39 + .../Chip/Skx/Include/Protocol/CpuCsrAccess.h | 143 + .../Chip/Skx/Include/Setup/IioUniversalData.h | 187 + .../BaseMemoryCoreLib/Core/Include/CpuHost.h | 255 + .../Core/Include/CsrToPcieAddress.h | 42 + .../Core/Include/DataTypes.h | 111 + .../BaseMemoryCoreLib/Core/Include/MemHost.h | 328 + .../Core/Include/MemHostChipCommon.h | 122 + .../BaseMemoryCoreLib/Core/Include/MemRegs.h | 13 + .../Core/Include/MrcCommonTypes.h | 20 + .../Core/Include/PcieAddress.h | 65 + .../BaseMemoryCoreLib/Core/Include/Printf.h | 74 + .../BaseMemoryCoreLib/Core/Include/SysHost.h | 136 + .../Core/Include/SysHostChipCommon.h | 86 + .../BaseMemoryCoreLib/Core/Include/SysRegs.h | 68 + .../Core/Include/UsbDebugPort.h | 318 + .../Platform/Purley/Include/MemDefaults.h | 17 + .../Platform/Purley/Include/MemPlatform.h | 81 + .../Platform/Purley/Include/PlatformHost.h | 176 + .../Library/CsrToPcieLib/CpuCsrAccessDefine.h | 56 + .../Library/CsrToPcieLib/CsrToPcieDxeLib.inf | 85 + .../Library/CsrToPcieLib/CsrToPcieLib.c | 179 + .../Library/CsrToPcieLib/CsrToPciePeiLib.inf | 81 + .../CsrToPcieLibNull/BaseCsrToPcieLibNull.inf | 67 + .../Library/CsrToPcieLibNull/CsrToPcieLib.c | 41 + .../Library/DxeMmPciBaseLib/DxeMmPciBaseLib.c | 89 + .../DxeMmPciBaseLib/DxeMmPciBaseLib.inf | 60 + .../Library/DxeMmPciBaseLib/SmmMmPciBaseLib.c | 86 + .../DxeMmPciBaseLib/SmmMmPciBaseLib.inf | 60 + .../Library/MmPciBaseLib/MmPciBaseLib.c | 69 + .../Library/MmPciBaseLib/MmPciBaseLib.inf | 55 + .../Library/PcieAddressLib/PcieAddressLib.c | 305 + .../Library/PcieAddressLib/PcieAddressLib.inf | 70 + .../Chip/Common/CpuPciAccessCommon.c | 812 ++ .../Chip/Include/CpuCsrAccessDefine.h | 52 + .../ProcMemInit/Chip/Include/CpuPciAccess.h | 117 + .../Chip/Include/CpuPciAccessCommon.h | 83 + .../ProcMemInit/Chip/Include/Rc_Revision.h | 13 + .../Library/UsraAccessLib/CsrAccess.c | 118 + .../Library/UsraAccessLib/PcieAccess.c | 354 + .../Library/UsraAccessLib/UsraAccessLib.c | 235 + .../Library/UsraAccessLib/UsraAccessLib.h | 257 + .../Library/UsraAccessLib/UsraAccessLib.inf | 62 + .../IA32FamilyCpuPkg/IA32FamilyCpuPkg.dec | 609 ++ .../Include/Library/CpuConfigLib.h | 667 ++ .../Include/Protocol/IntelCpuPcdsSetDone.h | 18 + .../Pch/AcpiTables/Dsdt/GpioDefine.asl | 784 ++ .../Pch/AcpiTables/Dsdt/GpioLib.asl | 1024 +++ .../Pch/AcpiTables/Dsdt/IrqLink.asl | 607 ++ .../Pch/AcpiTables/Dsdt/Pch.asl | 833 ++ .../Pch/AcpiTables/Dsdt/PchAcpiTables.inf | 34 + .../Pch/AcpiTables/Dsdt/PchHda.asl | 306 + .../Pch/AcpiTables/Dsdt/PchHeci.asl | 22 + .../Pch/AcpiTables/Dsdt/PchIsh.asl | 21 + .../Pch/AcpiTables/Dsdt/PchNvs.asl | 270 + .../Pch/AcpiTables/Dsdt/PchPcie.asl | 202 + .../Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl | 216 + .../Pch/AcpiTables/Dsdt/PchSata.asl | 221 + .../Pch/AcpiTables/Dsdt/PchScs.asl | 8 + .../Pch/AcpiTables/Dsdt/PchSerialIo.asl | 7 + .../Pch/AcpiTables/Dsdt/PchXdci.asl | 8 + .../Pch/AcpiTables/Dsdt/PchXhci.asl | 557 ++ .../Pch/AcpiTables/Dsdt/RP01_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP02_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP03_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP04_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP05_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP06_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP07_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP08_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP09_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP10_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP11_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP12_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP13_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP14_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP15_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP16_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP17_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP18_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP19_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/RP20_ADR.asl | 14 + .../Pch/AcpiTables/Dsdt/TraceHubDebug.asl | 142 + .../Pch/AcpiTables/Dsdt/usbsbd.asl | 63 + .../Pch/Include/GpioConfig.h | 230 + .../Pch/Include/GpioPinsSklH.h | 298 + .../Pch/Include/GpioPinsSklLp.h | 201 + .../Pch/Include/Library/GpioLib.h | 777 ++ .../Pch/Include/Library/GpioNativeLib.h | 218 + .../Pch/Include/Library/PchCycleDecodingLib.h | 344 + .../Pch/Include/Library/PchGbeLib.h | 58 + .../Pch/Include/Library/PchInfoLib.h | 231 + .../Pch/Include/Library/PchP2sbLib.h | 154 + .../Pch/Include/Library/PchPcrLib.h | 190 + .../Pch/Include/Library/PchPmcLib.h | 56 + .../Pch/Include/Library/PchPolicyLib.h | 66 + .../Pch/Include/Library/PchSbiAccessLib.h | 156 + .../Pch/Include/Library/PchSerialIoLib.h | 212 + .../Pch/Include/Library/SpiFlashCommonLib.h | 96 + .../Pch/Include/PchAccess.h | 621 ++ .../Pch/Include/PchLimits.h | 102 + .../Pch/Include/PchPolicyCommon.h | 2212 +++++ .../Pch/Include/PchReservedResources.h | 81 + .../Pch/Include/PcieRegs.h | 279 + .../Pch/Include/Ppi/PchPcieDeviceTable.h | 124 + .../Pch/Include/Ppi/PchPolicy.h | 19 + .../Pch/Include/Ppi/PchReset.h | 93 + .../Pch/Include/Ppi/Spi.h | 25 + .../Pch/Include/Protocol/PchReset.h | 112 + .../Pch/Include/Protocol/Spi.h | 306 + .../Pch/Include/Register/PchRegsDci.h | 24 + .../Pch/Include/Register/PchRegsDmi.h | 188 + .../Pch/Include/Register/PchRegsEva.h | 110 + .../Pch/Include/Register/PchRegsFia.h | 81 + .../Pch/Include/Register/PchRegsGpio.h | 511 ++ .../Pch/Include/Register/PchRegsHda.h | 226 + .../Pch/Include/Register/PchRegsHsio.h | 171 + .../Pch/Include/Register/PchRegsIsh.h | 51 + .../Pch/Include/Register/PchRegsItss.h | 68 + .../Pch/Include/Register/PchRegsLan.h | 135 + .../Pch/Include/Register/PchRegsLpc.h | 430 + .../Pch/Include/Register/PchRegsP2sb.h | 100 + .../Pch/Include/Register/PchRegsPcie.h | 513 ++ .../Pch/Include/Register/PchRegsPcr.h | 64 + .../Pch/Include/Register/PchRegsPmc.h | 627 ++ .../Pch/Include/Register/PchRegsPsf.h | 210 + .../Pch/Include/Register/PchRegsPsth.h | 46 + .../Pch/Include/Register/PchRegsSata.h | 634 ++ .../Pch/Include/Register/PchRegsScs.h | 152 + .../Pch/Include/Register/PchRegsSerialIo.h | 282 + .../Pch/Include/Register/PchRegsSmbus.h | 134 + .../Pch/Include/Register/PchRegsSpi.h | 291 + .../Pch/Include/Register/PchRegsThermal.h | 93 + .../Pch/Include/Register/PchRegsTraceHub.h | 125 + .../Pch/Include/Register/PchRegsUsb.h | 463 + .../Pch/Include/SaRegs.h | 700 ++ .../Library/PchResetCommonLib.h | 59 + .../Pch/IncludePrivate/PchHHsioAx.h | 16 + .../Pch/IncludePrivate/PchHHsioBx.h | 16 + .../Pch/IncludePrivate/PchHHsioDx.h | 16 + .../Pch/IncludePrivate/PchHsio.h | 147 + .../Pch/IncludePrivate/PchLbgHsioAx.h | 16 + .../Pch/IncludePrivate/PchLbgHsioBx.h | 17 + .../Pch/IncludePrivate/PchLbgHsioBxD.h | 19 + .../Pch/IncludePrivate/PchLbgHsioBxD_Ext.h | 19 + .../Pch/IncludePrivate/PchLbgHsioBx_Ext.h | 17 + .../Pch/IncludePrivate/PchLbgHsioSx.h | 17 + .../Pch/IncludePrivate/PchLbgHsioSx_Ext.h | 17 + .../Pch/IncludePrivate/PchLpHsioBx.h | 16 + .../Pch/IncludePrivate/PchLpHsioCx.h | 16 + .../Pch/IncludePrivate/PchPolicyHob.h | 18 + .../DxeRuntimeResetSystemLib.inf | 63 + .../DxeRuntimeResetSystemLib/PchReset.c | 633 ++ .../DxeRuntimeResetSystemLib/PchReset.h | 105 + .../Pch/Library/PeiDxeSmmGpioLib/GpioInit.c | 403 + .../Pch/Library/PeiDxeSmmGpioLib/GpioLib.c | 2738 ++++++ .../Library/PeiDxeSmmGpioLib/GpioLibrary.h | 216 + .../Library/PeiDxeSmmGpioLib/GpioNativeLib.c | 448 + .../Library/PeiDxeSmmGpioLib/PchSklGpioData.c | 59 + .../PeiDxeSmmGpioLib/PeiDxeSmmGpioLib.inf | 48 + .../PchCycleDecodingLib.c | 1169 +++ .../PeiDxeSmmPchCycleDecodingLib.inf | 33 + .../Library/PeiDxeSmmPchGbeLib/PchGbeLib.c | 160 + .../PeiDxeSmmPchGbeLib/PeiDxeSmmPchGbeLib.inf | 37 + .../Library/PeiDxeSmmPchInfoLib/PchInfoLib.c | 505 ++ .../PeiDxeSmmPchInfoLib/PchInfoStrLib.c | 291 + .../PeiDxeSmmPchInfoLib.inf | 32 + .../Library/PeiDxeSmmPchP2sbLib/PchP2sbLib.c | 331 + .../PeiDxeSmmPchP2sbLib.inf | 30 + .../Library/PeiDxeSmmPchPcrLib/PchPcrLib.c | 453 + .../PeiDxeSmmPchPcrLib/PeiDxeSmmPchPcrLib.inf | 31 + .../Library/PeiDxeSmmPchPmcLib/PchPmcLib.c | 153 + .../PeiDxeSmmPchPmcLib/PeiDxeSmmPchPmcLib.inf | 31 + .../PchSbiAccessLib.c | 370 + .../PeiDxeSmmPchSbiAccessLib.inf | 31 + .../Library/PeiPchPolicyLib/PchPrintPolicy.c | 730 ++ .../Library/PeiPchPolicyLib/PeiPchPolicyLib.c | 581 ++ .../PeiPchPolicyLib/PeiPchPolicyLib.inf | 48 + .../PeiPchPolicyLib/PeiPchPolicyLibrary.h | 25 + .../Library/PeiPchPolicyLib/Rvp3PolicyLib.c | 205 + .../SmmSpiFlashCommonLib.inf | 50 + .../SmmSpiFlashCommonLib/SpiFlashCommon.c | 192 + .../SpiFlashCommonSmmLib.c | 53 + .../BasePchResetCommonLib.inf | 27 + .../BasePchResetCommonLib/PchResetCommon.c | 168 + .../Intel/PurleyRefreshSiliconPkg/SiPkg.dec | 390 + .../SiPkgCommonLib.dsc | 33 + .../PurleyRefreshSiliconPkg/SiPkgDxeLib.dsc | 22 + .../PurleyRefreshSiliconPkg/SiPkgPeiLib.dsc | 12 + 401 files changed, 91922 insertions(+) create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Aml= OffsetTable.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Boa= rdAcpiDxe.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Boa= rdAcpiDxe.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Boa= rdAcpiDxe.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Boa= rdAcpiDxeDsdt.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/AMLUPD.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/CommonPlatform.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/DSDT.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Gpe.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/HostBus.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/IioPcieHotPlugGpeHandler.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/IioPcieRootPortHotPlug.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Itss.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Mother.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Os.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC00.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC01.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC02.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC03.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC04.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC05.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC06.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC06Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC07.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC08.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC09.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC10.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC11.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC12.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC12Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC13.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC14.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC15.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC16.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC17.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC18.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC18Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC19.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC20.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC21.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC22.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC23.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC24.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC25.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC26.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC27.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC28.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC29.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC30.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC31.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC32.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC33.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC34.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC35.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC36.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC37.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC38.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC39.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC40.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC41.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC42.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC43.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC44.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC45.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC46.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PC47.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Pch.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PchApic.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PchEhci1.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PchEhci2.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PchGbe.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PchLpc.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PchSata.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PchXhci.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PciCrs.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PciIrq.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PcieHp.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PcieHpDev.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PcieNonHpDev.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PcieSeg.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Platform.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PlatformGpe.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/PlatformPciTree_WFP.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Sck1Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Sck2Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Sck3Ejd.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Uncore0.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Uncore1.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Uncore2.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/Uncore3.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsd= t/WFPPlatform.asl create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/GitEdk= 2MinMtOlympus.bat create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BasePlatformHookLib/BasePlatformHookLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BasePlatformHookLib/BasePlatformHookLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardAcpiLib/DxeBoardAcpiTableLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardAcpiLib/DxeBoardAcpiTableLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardAcpiLib/DxeMtOlympusAcpiTableLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardAcpiLib/SmmBoardAcpiEnableLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardAcpiLib/SmmBoardAcpiEnableLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardAcpiLib/SmmMtOlympusAcpiEnableLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardAcpiLib/SmmSiliconAcpiEnableLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/AllLanesEparam.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/GpioTable.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/IioBifur.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/PeiBoardInitPostMemLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/PeiBoardInitPostMemLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/PeiBoardInitPreMemLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/PeiBoardInitPreMemLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/PeiMtOlympusDetect.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/PeiMtOlympusInitLib.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/PeiMtOlympusInitPostMemLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/PeiMtOlympusInitPreMemLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Librar= y/BoardInitLib/UsbOC.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/OpenBo= ardPkg.dsc create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/OpenBo= ardPkg.fdf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Platfo= rmPkgBuildOption.dsc create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Platfo= rmPkgConfig.dsc create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Platfo= rmPkgPcd.dsc create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/Struct= ureConfig.dsc create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/bld.ba= t create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/build_= board.py create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/build_= config.cfg create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/logo.t= xt create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/postbu= ild.bat create mode 100644 Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/prebui= ld.bat create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Library= /IpmiLibKcs/IpmiLibKcs.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Library= /IpmiLibKcs/IpmiLibKcs.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Library= /IpmiLibKcs/KcsBmc.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Library= /IpmiLibKcs/KcsBmc.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Library= /IpmiPlatformHookLib/IpmiPlatformHookLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Features/Ipmi/Library= /IpmiPlatformHookLib/IpmiPlatformHookLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Acpi/GlobalNv= s.asi create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Acpi/GlobalNv= sAreaDef.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Guid/PchRcVar= iable.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Guid/SetupVar= iable.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/IioBifurcatio= nSlotTable.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Platform.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Ppi/SystemBoa= rd.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/Protocol/PciI= ovPlatform.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/SetupTable.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Include/SioRegs.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/OpenBoardPkg.dec create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Override/Platform/Int= el/MinPlatformPkg/Bds/Library/DxePlatformBootManagerLib/BdsPlatform.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Override/Platform/Int= el/MinPlatformPkg/Bds/Library/DxePlatformBootManagerLib/BdsPlatform.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Override/Platform/Int= el/MinPlatformPkg/Bds/Library/DxePlatformBootManagerLib/DxePlatformBootMana= gerLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Override/Platform/Int= el/MinPlatformPkg/Bds/Library/DxePlatformBootManagerLib/MemoryTest.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Override/Platform/Int= el/MinPlatformPkg/Bds/Library/DxePlatformBootManagerLib/PlatformBootOption.= c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/IoApi= c.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciIo= vPlatformPolicy.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciIo= vPlatformPolicy.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciPl= atform.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciPl= atform.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciPl= atform.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciPl= atformHooks.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciPl= atformHooks.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciSu= pportLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Pci/PciPlatform/PciSu= pportLib.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/IioUdsDataDxe/= IioUdsDataDxe.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/IioUdsDataDxe/= IioUdsDataDxe.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/IioUdsDataDxe/= IioUdsDataDxe.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/Library/Silico= nPolicyInitLib/SiliconPolicyInitLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/Library/Silico= nPolicyInitLib/SiliconPolicyInitLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/Library/Silico= nPolicyUpdateLib/PchPolicyUpdateUsb.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/Library/Silico= nPolicyUpdateLib/SiliconPolicyUpdateLib.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/Library/Silico= nPolicyUpdateLib/SiliconPolicyUpdateLib.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/PlatformCpuPol= icy/PlatformCpuPolicy.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/PlatformCpuPol= icy/PlatformCpuPolicy.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/S3NvramSave/S3= NvramSave.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/S3NvramSave/S3= NvramSave.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/S3NvramSave/S3= NvramSave.inf create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/SystemBoard/Sy= stemBoardCommon.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/SystemBoard/Sy= stemBoardPei.c create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/SystemBoard/Sy= stemBoardPei.h create mode 100644 Platform/Intel/PurleyOpenBoardPkg/Policy/SystemBoard/Sy= stemBoardPei.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Iio/Include/Proto= col/IioSystem.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Memo= ryConfigData.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Memo= ryMapData.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Part= ialMirrorGuid.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Smra= mMemoryReserve.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Sock= etCommonRcVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Sock= etIioVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Sock= etMemoryVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Sock= etMpLinkVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Sock= etPciResourceData.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Sock= etPowermanagementVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Sock= etProcessorCoreVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Guid/Sock= etVariable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/C= puPpmLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/C= srToPcieAddress.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/M= mPciBaseLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/P= cieAddress.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/P= ciePlatformHookLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Library/U= sraAccessApi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/MaxSocket= .h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Ppi/Silic= onRegAccess.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Protocol/= IioUds.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Protocol/= PciCallback.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/Protocol/= SiliconRegAccess.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/SocketCon= figuration.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/UncoreCom= monIncludes.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Include/UsraAcces= sType.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Chip/Skx/Include/Iio/IioConfig.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Chip/Skx/Include/Iio/IioPlatformData.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Chip/Skx/Include/Iio/IioRegs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Chip/Skx/Include/Iio/IioSetupDefinitions.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Chip/Skx/Include/KtiDisc.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Chip/Skx/Include/KtiHost.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Chip/Skx/Include/KtiSi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Chip/Skx/Include/Protocol/CpuCsrAccess.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Chip/Skx/Include/Setup/IioUniversalData.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/CpuHost.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/CsrToPcieAddress.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/DataTypes.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/MemHost.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/MemHostChipCommon.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/MemRegs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/MrcCommonTypes.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/PcieAddress.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/Printf.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/SysHost.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/SysHostChipCommon.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/SysRegs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Core/Include/UsbDebugPort.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Platform/Purley/Include/MemDefaults.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Platform/Purley/Include/MemPlatform.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/BaseMemor= yCoreLib/Platform/Purley/Include/PlatformHost.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPcie= Lib/CpuCsrAccessDefine.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPcie= Lib/CsrToPcieDxeLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPcie= Lib/CsrToPcieLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPcie= Lib/CsrToPciePeiLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPcie= LibNull/BaseCsrToPcieLibNull.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/CsrToPcie= LibNull/CsrToPcieLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/DxeMmPciB= aseLib/DxeMmPciBaseLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/DxeMmPciB= aseLib/DxeMmPciBaseLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/DxeMmPciB= aseLib/SmmMmPciBaseLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/DxeMmPciB= aseLib/SmmMmPciBaseLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/MmPciBase= Lib/MmPciBaseLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/MmPciBase= Lib/MmPciBaseLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/PcieAddre= ssLib/PcieAddressLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/PcieAddre= ssLib/PcieAddressLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/ProcMemIn= it/Chip/Common/CpuPciAccessCommon.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/ProcMemIn= it/Chip/Include/CpuCsrAccessDefine.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/ProcMemIn= it/Chip/Include/CpuPciAccess.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/ProcMemIn= it/Chip/Include/CpuPciAccessCommon.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/ProcMemIn= it/Chip/Include/Rc_Revision.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/UsraAcces= sLib/CsrAccess.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/UsraAcces= sLib/PcieAccess.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/UsraAcces= sLib/UsraAccessLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/UsraAcces= sLib/UsraAccessLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Library/UsraAcces= sLib/UsraAccessLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Override/IA32Fami= lyCpuPkg/IA32FamilyCpuPkg.dec create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Override/IA32Fami= lyCpuPkg/Include/Library/CpuConfigLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Override/IA32Fami= lyCpuPkg/Include/Protocol/IntelCpuPcdsSetDone.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/GpioDefine.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/GpioLib.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/IrqLink.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/Pch.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchAcpiTables.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchHda.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchHeci.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchIsh.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchNvs.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchPcie.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchRstPcieStorage.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchSata.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchScs.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchSerialIo.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchXdci.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/PchXhci.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP01_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP02_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP03_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP04_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP05_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP06_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP07_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP08_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP09_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP10_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP11_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP12_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP13_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP14_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP15_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP16_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP17_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP18_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP19_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/RP20_ADR.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/TraceHubDebug.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/AcpiTables/Ds= dt/usbsbd.asl create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/GpioC= onfig.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/GpioP= insSklH.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/GpioP= insSklLp.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/GpioLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/GpioNativeLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/PchCycleDecodingLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/PchGbeLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/PchInfoLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/PchP2sbLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/PchPcrLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/PchPmcLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/PchPolicyLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/PchSbiAccessLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/PchSerialIoLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Libra= ry/SpiFlashCommonLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/PchAc= cess.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/PchLi= mits.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/PchPo= licyCommon.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/PchRe= servedResources.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/PcieR= egs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Ppi/P= chPcieDeviceTable.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Ppi/P= chPolicy.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Ppi/P= chReset.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Ppi/S= pi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Proto= col/PchReset.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Proto= col/Spi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsDci.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsDmi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsEva.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsFia.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsGpio.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsHda.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsHsio.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsIsh.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsItss.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsLan.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsLpc.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsP2sb.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsPcie.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsPcr.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsPmc.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsPsf.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsPsth.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsSata.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsScs.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsSerialIo.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsSmbus.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsSpi.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsThermal.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsTraceHub.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/Regis= ter/PchRegsUsb.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Include/SaReg= s.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/Library/PchResetCommonLib.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchHHsioAx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchHHsioBx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchHHsioDx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchHsio.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchLbgHsioAx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchLbgHsioBx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchLbgHsioBxD.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchLbgHsioBxD_Ext.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchLbgHsioBx_Ext.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchLbgHsioSx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchLbgHsioSx_Ext.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchLpHsioBx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchLpHsioCx.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/IncludePrivat= e/PchPolicyHob.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/DxeRu= ntimeResetSystemLib/DxeRuntimeResetSystemLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/DxeRu= ntimeResetSystemLib/PchReset.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/DxeRu= ntimeResetSystemLib/PchReset.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmGpioLib/GpioInit.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmGpioLib/GpioLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmGpioLib/GpioLibrary.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmGpioLib/GpioNativeLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmGpioLib/PchSklGpioData.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmGpioLib/PeiDxeSmmGpioLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchCycleDecodingLib/PchCycleDecodingLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchCycleDecodingLib/PeiDxeSmmPchCycleDecodingLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchGbeLib/PchGbeLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchGbeLib/PeiDxeSmmPchGbeLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchInfoLib/PchInfoLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchInfoLib/PchInfoStrLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchInfoLib/PeiDxeSmmPchInfoLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchP2sbLib/PchP2sbLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchP2sbLib/PeiDxeSmmPchP2sbLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchPcrLib/PchPcrLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchPcrLib/PeiDxeSmmPchPcrLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchPmcLib/PchPmcLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchPmcLib/PeiDxeSmmPchPmcLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchSbiAccessLib/PchSbiAccessLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiDx= eSmmPchSbiAccessLib/PeiDxeSmmPchSbiAccessLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiPc= hPolicyLib/PchPrintPolicy.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiPc= hPolicyLib/PeiPchPolicyLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiPc= hPolicyLib/PeiPchPolicyLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiPc= hPolicyLib/PeiPchPolicyLibrary.h create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/PeiPc= hPolicyLib/Rvp3PolicyLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/SmmSp= iFlashCommonLib/SmmSpiFlashCommonLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/SmmSp= iFlashCommonLib/SpiFlashCommon.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/Library/SmmSp= iFlashCommonLib/SpiFlashCommonSmmLib.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/LibraryPrivat= e/BasePchResetCommonLib/BasePchResetCommonLib.inf create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/Pch/LibraryPrivat= e/BasePchResetCommonLib/PchResetCommon.c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/SiPkg.dec create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/SiPkgCommonLib.ds= c create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/SiPkgDxeLib.dsc create mode 100644 Silicon/Intel/PurleyRefreshSiliconPkg/SiPkgPeiLib.dsc --=20 2.27.0.windows.1