From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga05.intel.com (mga05.intel.com [192.55.52.43]) by mx.groups.io with SMTP id smtpd.web12.1608.1634862096257342033 for ; Thu, 21 Oct 2021 17:21:37 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=Wf4pK7tU; spf=pass (domain: intel.com, ip: 192.55.52.43, mailfrom: nathaniel.l.desimone@intel.com) X-IronPort-AV: E=McAfee;i="6200,9189,10144"; a="315394972" X-IronPort-AV: E=Sophos;i="5.87,170,1631602800"; d="scan'208";a="315394972" Received: from orsmga004.jf.intel.com ([10.7.209.38]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Oct 2021 17:21:35 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.87,170,1631602800"; d="scan'208";a="595347541" Received: from orsmsx605.amr.corp.intel.com ([10.22.229.18]) by orsmga004.jf.intel.com with ESMTP; 21 Oct 2021 17:21:34 -0700 Received: from orsmsx609.amr.corp.intel.com (10.22.229.22) by ORSMSX605.amr.corp.intel.com (10.22.229.18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.12; Thu, 21 Oct 2021 17:21:34 -0700 Received: from ORSEDG601.ED.cps.intel.com (10.7.248.6) by orsmsx609.amr.corp.intel.com (10.22.229.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.12 via Frontend Transport; Thu, 21 Oct 2021 17:21:34 -0700 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (104.47.55.104) by edgegateway.intel.com (134.134.137.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2242.12; Thu, 21 Oct 2021 17:21:34 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=b6Tx2fkAdfKnvFOzYuyLMEVviokdU1fBsrvvT2iRxM5VGdloCQ7YeWbZ1lr1Ab9Ei+0TAJYiZUAqyJJ1TZz3SS5aESm8rQ6LRqmlX7s/WuN7oa6lTOFjDJoT28avD61KrJJkyBPymZ9uHKwnV5xHW6winAZZVvGTjBvicsz8GPWKGvicZpsbayz08enTVpfJyBnjiRFvFaW7g3zkiM4YjXOYyxV8zLkHVqT/AaWib6o0A+HAzSBP3gTpnDFLegnTExiftWLJ49g9uRkmIMN8KA5AqoiXvae+aUsAHrUOXgeda0k4U9T+S+N7EA/sjnB9gPzvsvIdDzlEe2SnDBR+hg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Kp2qXeCe+g8M668XN0yrRCwqDCV/1KxXlp3/J+RVf8U=; b=kdYbUOSPVaV8CikwBGHKfZV6k/X1uXtvhuxNTW8nrK+G1ctajkqw7zjEhe01fMWLxQyH0XP6pKhgUIYpOtbo/uwG11mqgd92R/ATtMKKH2gBC0yVm/DdVGdGvxt6rhSW9IVT8bYnD/ctsbqG42IrJYbJzrd0rtHIdi4v6LbSnC24yD2yrk7cVtVd1GTw87Zz3Dce6C+FVw2JN/zHWZRtv45M/wOcFpZaiU848IP4lXLgz87R3XPzQqwcwn1dtUDtf37Z4/1jTnWrzMa/YAWtxhXmmF4FMYRWun2IOxJJlfZUtusheY0k8r+Vfq+C74SRSGgj8Q97EE11CQ1O8ptbVQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Kp2qXeCe+g8M668XN0yrRCwqDCV/1KxXlp3/J+RVf8U=; b=Wf4pK7tUKDe/pBTgzQ75ymA2eYjS6vzjmMeo/AbtYoeRaF+TviJAS9Km1z7qHUlUNWFbr0EsDBKmUEs8gv3q0C7tYodhjYQhEYCnDZ7sXoNtuulDCcoaQgx+FdrVanFlomlUq096G9yx7z1o4biRVo53wG6jlhja2eYhSR84+XM= Received: from MW4PR11MB5821.namprd11.prod.outlook.com (2603:10b6:303:184::5) by MWHPR11MB1727.namprd11.prod.outlook.com (2603:10b6:300:1f::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4608.17; Fri, 22 Oct 2021 00:21:33 +0000 Received: from MW4PR11MB5821.namprd11.prod.outlook.com ([fe80::6140:8298:9d5a:df46]) by MW4PR11MB5821.namprd11.prod.outlook.com ([fe80::6140:8298:9d5a:df46%9]) with mapi id 15.20.4628.018; Fri, 22 Oct 2021 00:21:33 +0000 From: "Nate DeSimone" To: "mikuback@linux.microsoft.com" , "devel@edk2.groups.io" CC: "Agyeman, Prince" , "Chiu, Chasel" , "Kethi Reddy, Deepika" , "Dong, Eric" , "Luo, Heng" , Jeremy Soller , "Esakkithevar, Kathappan" , Liming Gao , "Chaganty, Rangasai V" Subject: Re: [edk2-platforms][PATCH v5 00/46] Consolidate SpiFlashCommonLib instances Thread-Topic: [edk2-platforms][PATCH v5 00/46] Consolidate SpiFlashCommonLib instances Thread-Index: AQHXiBDXgtLkmA71TUWTqUX0oGVfZavemw8w Date: Fri, 22 Oct 2021 00:21:33 +0000 Message-ID: References: <20210803023914.1569-1-mikuback@linux.microsoft.com> In-Reply-To: <20210803023914.1569-1-mikuback@linux.microsoft.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-reaction: no-action dlp-version: 11.6.200.16 dlp-product: dlpe-windows authentication-results: linux.microsoft.com; dkim=none (message not signed) header.d=none;linux.microsoft.com; dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 1909d8cc-248d-4541-9476-08d994f1e6e0 x-ms-traffictypediagnostic: MWHPR11MB1727: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:9508; x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: BbVH+X7mHvRYo9SaeTS7o4fAX+OJF1UIlS9OyLbBSXpeTyWExm+8OHIN3uS25O7mtYECHinMWOusNbJkVofgxIZuMpdSQLDh6ztTb+lxHBJIXMLya0m74gv8wIN3Mm7wRIpEtYqcpnL4AodeqCIfCTuCsBqPJdEHzFFI48A4Anw5VWiMefMzyuwbJqSDGhfObyanqP5inCvBqclibHOwEHQ9jIUyYvNc9kgwZ1JrK8OqyIUUDYeQ/B6aHhnkmIk+5xbMqOPGgV4Bg3lx3Hi0UDXb5+DJ5aHZDNRF0Ay7NadqWDFwiZ91wMe4mV0LFxpPNn806sz4XG+buDnCCiBaNUoZuoSwttgUW4RH5eRHKCCrW+Yn9lMXX5sElFWmsOOH6jGvo0+LrrJJO8lBInI28nslBK6pTuAzDBuComJxRoE7QQ6JCgvxZj77XWTM0DWy6N1M72HuqonQNHKiGBWdD6E6haQheegpWKRO/bBwlVZ4rI7lmuu2jUdX1PXEf7wW9+9mg8RJSIzNEVqZdyO+99UgaDgR+LDEC3Wp4seaCVJGXwOsa5+7OdAFhgj0+yCDBWI/P+Ini4qxbdZAk+p70flqk+H8E+Ns715WGX1c2qn6gROfXevmxuYiGxG9JpLObQ/1box+vWGSQbz2RjoqVUIQZ3Kx33/sCzQSqg4Pte2DneCHwRjvF5dQ9tldDdbUIUWG5YsewK4eowZaERWwX3iuMG/ZusMh8fz82fJL1Duz/kC2QIyo63xtTg3mbIZnal0HnmiyQQuP8QAiU2XSI6g6fY0TE0RuofF+KRXCw4KDujW2+vH/FCWt/qbJlxcSG+Ju9lQEZoQmRiMt9QaCqw== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW4PR11MB5821.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(366004)(76116006)(66446008)(64756008)(66556008)(66946007)(52536014)(4326008)(54906003)(19627235002)(30864003)(71200400001)(38070700005)(9686003)(508600001)(53546011)(82960400001)(83380400001)(966005)(316002)(7696005)(2906002)(8676002)(26005)(38100700002)(186003)(66476007)(86362001)(122000001)(6506007)(55016002)(5660300002)(8936002)(107886003)(110136005)(33656002)(579004)(559001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?C+VdrvTE3p32NnKMTZsvDZPPS0OKMnVY5goFZAv12uD597mrC8Gr1Ewshw0W?= =?us-ascii?Q?Gnfm0l3RmEvUd1GmloziYVVsb5fLKA7DBO0jX+7fyfZACM1hC7kuiUUkocqz?= =?us-ascii?Q?FsPitB/VxeLhvgs7FGPaaohGE1UXPiW5XfcvM78WYviW+D/trCl0m4tS7ae5?= =?us-ascii?Q?tU6L1qRnqvorSZogs14dv9XhF1XOf5sBjCr4TYY289EkALeLRkXwTaQfyAU6?= =?us-ascii?Q?KejXHnXhhPKp1TErzw0AprK/6Y/jB6rKJfV7tzKixYznYrK2RqhQBJyPPqr5?= =?us-ascii?Q?J6vj3I133gSZZYYsnzy+xGyVQE/7pJyCnlT4S03EVM4UtzKaYurngRltoIva?= =?us-ascii?Q?AnkRJ8dEjKuhnF+ntF8pHHYdDpsyChaOHVc/aVzb7woJ3DIVbb5cBs6JCFWd?= =?us-ascii?Q?Hq46gacrIk+RMhfsMTBffHpX5FGpABe2J2lse+Q5Dq1MRSeJE/02PWp/4/jl?= =?us-ascii?Q?WD9/lwHll7VUoAYJIe7tLZJDbNkENdlQFIyKKUmVh7Dol39Eepw2wrFvmdlR?= =?us-ascii?Q?caelGW7UoqXvRajvy3Sy6hRzSpIy9zArPqK2wVocs6ZTQLgidVltAB2NZC1v?= =?us-ascii?Q?T/1gTq4Idy1ezl9c027yD46q17M5/NzMygrk0i4Cx2zahB2l3/Fjg6OfCGfP?= =?us-ascii?Q?OGqmQVV8uc2cK+8sOEOeiEb/Wwv7sNRPuO5tIFqmy/n3tckRPOGLOSm0UlKe?= =?us-ascii?Q?QvXUxgW/98bqOJ7seqTluHVKnCHgZ2ZiOapbnaNsSUuwxZ/XvvudcrYxt5n2?= =?us-ascii?Q?jdCzNVCtZUMmUbD1ZzXOQeuCm6Xx3DVxnpGCJcfMdn3vD3ur1ltxkoVva81F?= =?us-ascii?Q?dTxitzFk7PAHuywIldxo5ngv7BoPj/e7CrBct9OLlTXrYhh0hAIS33aw712N?= =?us-ascii?Q?AODYQ9zU5OmB6H1dpK/VABWhQfkrt1zLhQ6Bw9FXIJS97IA2u3ggHseS0sir?= =?us-ascii?Q?+X9Sj2eJTlT/yQUzRNoQdFNFK3qDVSIoh21O7ci4hyHmG6Pm8AhYQuK7jgbv?= =?us-ascii?Q?3/GEBFqAWfXKD+XXF4v8pLlauj3PjhFw4ZhFQGtouf90aXgep4bkgAAvnZ/D?= =?us-ascii?Q?dKr22P5I9cH/M8zG1wCygWnxtA9Ywjcgs//2TJZSGE6QGZS372/MINZEJtK4?= =?us-ascii?Q?+wh2PQc08GJ0eIwCnLj+PFiz+U2BNOeUNPIZC53BvMAyxj7uLsu969OUB3S9?= =?us-ascii?Q?YqYM4QZ335+NBn1b5sb8EjjMwOjEnOPZfEKOvbWtKAilEjfkyylbl9pnVSz6?= =?us-ascii?Q?N1eAUp+V3nEVR8GTVw7mTzdV/X7PV2I3fbe/HjWGAZWyLHxZVqLkNYKsRNLp?= =?us-ascii?Q?kzK8IKpOa71YNeiR0UhXQ96T?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW4PR11MB5821.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1909d8cc-248d-4541-9476-08d994f1e6e0 X-MS-Exchange-CrossTenant-originalarrivaltime: 22 Oct 2021 00:21:33.0635 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: nathaniel.l.desimone@intel.com X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR11MB1727 Return-Path: nathaniel.l.desimone@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Hi Michael, >>From an implementation standpoint your change looks good! However it has be= en very difficult to integrate it into the existing reference BIOS codebase= due to the fact that a backward incompatible change was made to PCH_SPI_PR= OTOCOL. For that reason, I would like to request that you follow the UEFI specifica= tion best practices for introducing backwards incompatible changes and rena= me PCH_SPI_PROTOCOL to PCH_SPI_PROTOCOL2. This would also involve renaming = IntelSiliconPkg/Include/Protocol/Spi.h to IntelSiliconPkg/Include/Protocol/= Spi2.h as well as IntelSiliconPkg/Include/Ppi/Spi2.h. This allows the exist= ing PCH_SPI_PROTOCOL to stay in the SOC specific silicon packages and conti= nue to define SOC specific enums . Please also rename the GUID definitions = you added to IntelSiliconPkg.dec to be ver2 of the GUID. With these changes, legacy codebases will continue to operate without the n= eed for any changes. We can integrate the new protocol into future Intel re= ference BIOS implementations.=20 Finally, unfortunately your patch series now has merge conflicts with the l= atest master branch. As part of implementing the rename to PCH_SPI_PROTOCOL= 2, please rebase to latest. Thanks in advance! Nate -----Original Message----- From: mikuback@linux.microsoft.com =20 Sent: Monday, August 2, 2021 7:38 PM To: devel@edk2.groups.io Cc: Agyeman, Prince ; Chiu, Chasel ; Kethi Reddy, Deepika ; Dong, Eric= ; Luo, Heng ; Jeremy Soller ; Esakkithevar, Kathappan ; Liming Gao ; Desimone, Nathaniel L ; Chaganty, Rangasai V Subject: [edk2-platforms][PATCH v5 00/46] Consolidate SpiFlashCommonLib ins= tances From: Michael Kubacki REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3D3307 SpiFlashCommonLib is duplicated in multiple places across the MinPlatform d= esign in edk2-platforms. I'm planning to build some additional functionalit= y on top of SpiFlashCommonLib and, ideally, this duplication will be consol= idated into a single instance usable across all current library consumers. This patch series focuses on consolidating the various SpiFlashCommonLib in= stances as agreed upon in https://edk2.groups.io/g/devel/message/71701. Read the BZ for more general background around this series. I only have an UpXtreme board on hand so maintainers/reviewers of other boa= rd packages should test these changes on those boards. V5 changes: - Added build support for PurleyOpenBoardPkg and WhitleyOpenBoardPkg (added to edk2-platforms during the lifetime of this patch series). - Updated KabylakeOpenBoardPkg/Library/PeiSerialPortLibSpiFlash to use the new SPI PPI interface that identifies SPI flash regions by GUID. - Added new Reviewed-by replies that came in to existing patches during v4. V4 changes: - Assigned new GUID values to the PCH SPI PPI and Protocols to differentiate from previous instances. This was done because the interface changed to identify SPI flash regions by GUID. V3 changes: - Added support to IntelSiliconPkg to identify flash regions by GUID as requested in v2 review feedback. V2 changes: - Rebased patch series on current edk2-platforms master (32183bdaa91) Note: Previous patch series only received a couple review comments after be= ing on the mailing list for over 2 months. Please be respectful of contribu= tors time and efforts and review in a timely manner. Cc: Agyeman Prince Cc: Chasel Chiu Cc: Deepika Kethi Reddy Cc: Eric Dong Cc: Heng Luo Cc: Jeremy Soller Cc: Kathappan Esakkithevar Cc: Liming Gao Cc: Nate DeSimone Cc: Rangasai V Chaganty Signed-off-by: Michael Kubacki Michael Kubacki (46): CometlakeOpenBoardPkg: Remove redundant IntelSiliconPkg.dec entry WhiskeylakeOpenBoardPkg: Remove redundant IntelSiliconPkg.dec entry CometlakeOpenBoardPkg/PeiPolicyUpdateLib: Add missing GUID to INF IntelSiliconPkg: Add BIOS area base address and size PCDs IntelSiliconPkg: Add microcode FV PCDs IntelSiliconPkg: Add PCH SPI PPI IntelSiliconPkg: Add PCH SPI Protocol IntelSiliconPkg: Add SpiFlashCommonLib IntelSiliconPkg: Add SmmSpiFlashCommonLib IntelSiliconPkg: Add MM SPI FVB services CometlakeOpenBoardPkg: Use IntelSiliconPkg BIOS area and ucode PCDs KabylakeOpenBoardPkg: Use IntelSiliconPkg BIOS area and ucode PCDs SimicsOpenBoardPkg: Use IntelSiliconPkg BIOS area and ucode PCDs TigerlakeOpenBoardPkg: Use IntelSiliconPkg BIOS area and ucode PCDs WhiskeylakeOpenBoardPkg: Use IntelSiliconPkg BIOS area and ucode PCDs CoffeelakeSiliconPkg: Use IntelSiliconPkg BIOS area and ucode PCDs KabylakeSiliconPkg: Use IntelSiliconPkg BIOS area and ucode PCDs SimicsIch10Pkg: Use IntelSiliconPkg BIOS area and ucode PCDs TigerlakeSiliconPkg: Use IntelSiliconPkg BIOS area and ucode PCDs CometlakeOpenBoardPkg: Update SpiFvbService & SpiFlashCommonLib KabylakeOpenBoardPkg: Update SpiFvbService & SpiFlashCommonLib SimicsOpenBoardPkg: Update SpiFvbService & SpiFlashCommonLib TigerlakeOpenBoardPkg: Update SpiFvbService & SpiFlashCommonLib WhiskeylakeOpenBoardPkg: Update SpiFvbService & SpiFlashCommonLib PurleyOpenBoardPkg: Use IntelSiliconPkg SpiFvbServiceSmm WhitleyOpenBoardPkg: UseIntelSiliconPkg SpiFvbServiceSmm MinPlatformPkg: Remove SpiFvbService modules CoffeelakeSiliconPkg: Remove SmmSpiFlashCommonLib KabylakeSiliconPkg: Remove SmmSpiFlashCommonLib SimicsIch10Pkg: Remove SmmSpiFlashCommonLib TigerlakeOpenBoardPkg: Remove SmmSpiFlashCommonLib MinPlatformPkg: Remove SpiFlashCommonLibNull PurleyOpenBoardPkg: Add SpiFlashCommonLib.h KabylakeOpenBoardPkg/PeiSerialPortLibSpiFlash: Add IntelSiliconPkg.dec CoffeelakeSiliconPkg: Remove PCH SPI PPI and Protocol from package KabylakeSiliconPkg: Remove PCH SPI PPI and Protocol from package SimicsIch10Pkg: Remove PCH SPI SMM Protocol from package TigerlakeSiliconPkg: Remove PCH SPI PPI and Protocol from package IntelSiliconPkg: Add flash region GUIDs IntelSiliconPkg: Identify flash regions by GUID CoffeelakeSiliconPkg/BasePchSpiCommonLib: Identify flash regions by GUID KabylakeSiliconPkg: Identify flash regions by GUID KabylakeOpenBoardPkg/PeiSerialPortLibSpiFlash: Update for new SPI PPI API KabylakeOpenBoardPkg/KabylakeRvp3: Add PeiSerialPortlibSpiFlash to build SimicsIch10Pkg/BasePchSpiCommonLib: Identify flash regions by GUID TigerlakeSiliconPkg/BasePchSpiCommonLib: Identify flash regions by GUID Platform/Intel/KabylakeOpenBoardPkg/Library/PeiSerialPortLibSpiFlash/PeiSe= rialPortLibSpiFlash.c = | 4 +- Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BasePchSpiCommonLib= /SpiCommon.c = | 144 ++++++++-- Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SpiFla= shCommon.c = | 196 ------------- Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SpiFla= shCommonSmmLib.c = | 54 ---- {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}= /Flash/SpiFvbService/FvbInfo.c = | 0 {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}= /Flash/SpiFvbService/SpiFvbServiceCommon.c = | 4 +- {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}= /Flash/SpiFvbService/SpiFvbServiceMm.c = | 8 +- {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}= /Flash/SpiFvbService/SpiFvbServiceStandaloneMm.c = | 0 {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}= /Flash/SpiFvbService/SpiFvbServiceTraditionalMm.c = | 0 Platform/Intel/TigerlakeOpenBoardPkg/Library/SmmSpiFlashCommonLib/SpiFlash= CommonSmmLib.c =3D> Silicon/Intel/IntelSiliconPkg/Library/SmmSpiFlashCommon= Lib/SmmSpiFlashCommonLib.c | 2 +- {Platform/Intel/TigerlakeOpenBoardPkg =3D> Silicon/Intel/IntelSiliconPkg}/= Library/SmmSpiFlashCommonLib/SpiFlashCommon.c = | 7 +- {Platform/Intel/MinPlatformPkg/Flash =3D> Silicon/Intel/IntelSiliconPkg}/L= ibrary/SpiFlashCommonLibNull/SpiFlashCommonLibNull.c = | 12 +- Silicon/Intel/KabylakeSiliconPkg/Hsti/Dxe/SecureMemoryMapConfiguration.c = = | 106 ++++++- Silicon/Intel/KabylakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SpiFlash= Common.c = | 196 ------------- Silicon/Intel/KabylakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SpiFlash= CommonSmmLib.c = | 54 ---- Silicon/Intel/KabylakeSiliconPkg/Pch/LibraryPrivate/BasePchSpiCommonLib/Sp= iCommon.c = | 140 +++++++-- Silicon/Intel/SimicsIch10Pkg/Library/SmmSpiFlashCommonLib/SpiFlashCommon.c= = | 194 ------------- Silicon/Intel/SimicsIch10Pkg/Library/SmmSpiFlashCommonLib/SpiFlashCommonSm= mLib.c = | 54 ---- Silicon/Intel/SimicsIch10Pkg/LibraryPrivate/BasePchSpiCommonLib/SpiCommon.= c = | 165 ++++++++--- Silicon/Intel/SimicsIch10Pkg/Spi/Smm/PchSpi.c = = | 4 +- Silicon/Intel/TigerlakeSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommon= Lib/SpiCommon.c = | 176 ++++++++++-- Platform/Intel/CometlakeOpenBoardPkg/BiosInfo/BiosInfo.inf = = | 4 +- Platform/Intel/CometlakeOpenBoardPkg/CometlakeURvp/Include/Fdf/FlashMapInc= lude.fdf = | 4 +- Platform/Intel/CometlakeOpenBoardPkg/CometlakeURvp/OpenBoardPkg.dsc = = | 7 +- Platform/Intel/CometlakeOpenBoardPkg/CometlakeURvp/OpenBoardPkg.fdf = = | 38 +-- Platform/Intel/CometlakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/Pei= PolicyUpdateLib.inf = | 2 +- Platform/Intel/CometlakeOpenBoardPkg/Policy/PolicyInitDxe/PolicyInitDxe.in= f = | 4 +- Platform/Intel/KabylakeOpenBoardPkg/BiosInfo/BiosInfo.inf = = | 4 +- Platform/Intel/KabylakeOpenBoardPkg/GalagoPro3/Include/Fdf/FlashMapInclude= .fdf = | 4 +- Platform/Intel/KabylakeOpenBoardPkg/GalagoPro3/OpenBoardPkg.dsc = = | 7 +- Platform/Intel/KabylakeOpenBoardPkg/GalagoPro3/OpenBoardPkg.fdf = = | 40 +-- Platform/Intel/KabylakeOpenBoardPkg/KabylakeRvp3/Include/Fdf/FlashMapInclu= de.fdf = | 4 +- Platform/Intel/KabylakeOpenBoardPkg/KabylakeRvp3/OpenBoardPkg.dsc = = | 9 +- Platform/Intel/KabylakeOpenBoardPkg/KabylakeRvp3/OpenBoardPkg.fdf = = | 40 +-- Platform/Intel/KabylakeOpenBoardPkg/KabylakeRvp3/Policy/Library/PeiSilicon= PolicyUpdateLib/PeiSiliconPolicyUpdateLib.inf = | 4 +- Platform/Intel/KabylakeOpenBoardPkg/Library/PeiSerialPortLibSpiFlash/PeiSe= rialPortLibSpiFlash.inf = | 2 + Platform/Intel/MinPlatformPkg/Include/Library/SpiFlashCommonLib.h = = | 98 ------- Platform/Intel/MinPlatformPkg/MinPlatformPkg.dec = = | 2 - Platform/Intel/MinPlatformPkg/MinPlatformPkg.dsc = = | 6 - Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/OpenBoardPkg.dsc = = | 2 +- Platform/Intel/PurleyOpenBoardPkg/BoardMtOlympus/OpenBoardPkg.fdf = = | 2 +- Platform/Intel/PurleyOpenBoardPkg/BoardTiogaPass/OpenBoardPkg.dsc = = | 4 +- Platform/Intel/PurleyOpenBoardPkg/BoardTiogaPass/OpenBoardPkg.fdf = = | 5 +- Platform/Intel/SimicsOpenBoardPkg/BoardX58Ich10/OpenBoardPkg.dsc = = | 6 +- Platform/Intel/SimicsOpenBoardPkg/BoardX58Ich10/OpenBoardPkg.fdf = = | 2 +- Platform/Intel/SimicsOpenBoardPkg/BoardX58Ich10/OpenBoardPkg.fdf.inc = = | 8 +- Platform/Intel/TigerlakeOpenBoardPkg/BiosInfo/BiosInfo.inf = = | 8 +- Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/Include/Fdf/FlashMapInc= lude.fdf = | 4 +- Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/OpenBoardPkg.dsc = = | 7 +- Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/OpenBoardPkg.fdf = = | 40 +-- Platform/Intel/WhiskeylakeOpenBoardPkg/BiosInfo/BiosInfo.inf = = | 4 +- Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/Library/PeiPolicyUpdateLib/P= eiPolicyUpdateLib.inf = | 1 - Platform/Intel/WhiskeylakeOpenBoardPkg/Policy/PolicyInitDxe/PolicyInitDxe.= inf = | 4 +- Platform/Intel/WhiskeylakeOpenBoardPkg/UpXtreme/Include/Fdf/FlashMapInclud= e.fdf = | 4 +- Platform/Intel/WhiskeylakeOpenBoardPkg/UpXtreme/Library/BoardInitLib/PeiMu= ltiBoardInitPreMemLib.inf = | 2 +- Platform/Intel/WhiskeylakeOpenBoardPkg/UpXtreme/OpenBoardPkg.dsc = = | 7 +- Platform/Intel/WhiskeylakeOpenBoardPkg/UpXtreme/OpenBoardPkg.fdf = = | 38 +-- Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/Include/Fdf/FlashMa= pInclude.fdf = | 4 +- Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoardPkg.dsc = = | 7 +- Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoardPkg.fdf = = | 38 +-- {Silicon/Intel/CoffeelakeSiliconPkg/Pch =3D> Platform/Intel/WhitleyOpenBoa= rdPkg}/Include/Library/SpiFlashCommonLib.h = | 2 +- Platform/Intel/WhitleyOpenBoardPkg/PlatformPkg.dsc = = | 2 +- Platform/Intel/WhitleyOpenBoardPkg/PlatformPkg.fdf = = | 5 +- Silicon/Intel/CoffeelakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolic= yLib.inf = | 4 +- Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Private/Library/PchSpiCommo= nLib.h = | 16 +- Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiSpiLib/PeiSpiLib.inf = = | 1 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/BasePchSpiCommonLib= /BasePchSpiCommonLib.inf = | 13 + Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SmmSpi= FlashCommonLib.inf = | 51 ---- Silicon/Intel/CoffeelakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf = = | 1 + Silicon/Intel/CoffeelakeSiliconPkg/SiPkg.dec = = | 8 - {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}= /Flash/SpiFvbService/SpiFvbServiceCommon.h = | 0 {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}= /Flash/SpiFvbService/SpiFvbServiceMm.h = | 0 {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}= /Flash/SpiFvbService/SpiFvbServiceSmm.inf = | 6 +- {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}= /Flash/SpiFvbService/SpiFvbServiceStandaloneMm.inf = | 6 +- Silicon/Intel/IntelSiliconPkg/Include/Guid/FlashRegion.h = = | 45 +++ Silicon/Intel/{SimicsIch10Pkg =3D> IntelSiliconPkg}/Include/Library/SpiFla= shCommonLib.h = | 2 +- Silicon/Intel/{CoffeelakeSiliconPkg/Pch =3D> IntelSiliconPkg}/Include/Ppi/= Spi.h = | 4 +- Silicon/Intel/{CoffeelakeSiliconPkg/Pch =3D> IntelSiliconPkg}/Include/Prot= ocol/Spi.h = | 39 +-- Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec = = | 37 +++ Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dsc = = | 17 ++ {Platform/Intel/TigerlakeOpenBoardPkg =3D> Silicon/Intel/IntelSiliconPkg}/= Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLib.inf = | 24 +- {Platform/Intel/MinPlatformPkg/Flash =3D> Silicon/Intel/IntelSiliconPkg}/L= ibrary/SpiFlashCommonLibNull/SpiFlashCommonLibNull.inf = | 3 +- Silicon/Intel/KabylakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyL= ib.inf = | 4 +- Silicon/Intel/KabylakeSiliconPkg/Hsti/Dxe/HstiSiliconDxe.inf = = | 12 +- Silicon/Intel/KabylakeSiliconPkg/Pch/Include/Library/SpiFlashCommonLib.h = = | 98 ------- Silicon/Intel/KabylakeSiliconPkg/Pch/Include/Ppi/Spi.h = = | 26 -- Silicon/Intel/KabylakeSiliconPkg/Pch/Include/Protocol/Spi.h = = | 293 ------------------- Silicon/Intel/KabylakeSiliconPkg/Pch/IncludePrivate/Library/PchSpiCommonLi= b.h = | 20 +- Silicon/Intel/KabylakeSiliconPkg/Pch/Library/PeiSpiLib/PeiSpiLib.inf = = | 1 + Silicon/Intel/KabylakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SmmSpiFl= ashCommonLib.inf = | 53 ---- Silicon/Intel/KabylakeSiliconPkg/Pch/LibraryPrivate/BasePchSpiCommonLib/Ba= sePchSpiCommonLib.inf = | 11 + Silicon/Intel/KabylakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf = = | 1 + Silicon/Intel/KabylakeSiliconPkg/SiPkg.dec = = | 13 +- Silicon/Intel/SimicsIch10Pkg/Ich10Pkg.dec = = | 11 - Silicon/Intel/SimicsIch10Pkg/Include/Protocol/Spi.h = = | 295 ------------------- Silicon/Intel/SimicsIch10Pkg/IncludePrivate/Library/PchSpiCommonLib.h = = | 46 +-- Silicon/Intel/SimicsIch10Pkg/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommo= nLib.inf = | 50 ---- Silicon/Intel/SimicsIch10Pkg/LibraryPrivate/BasePchSpiCommonLib/BasePchSpi= CommonLib.inf = | 16 +- Silicon/Intel/SimicsIch10Pkg/Spi/Smm/PchSpiSmm.inf = = | 3 +- Silicon/Intel/TigerlakeSiliconPkg/Include/Protocol/Spi.h = = | 301 -------------------- Silicon/Intel/TigerlakeSiliconPkg/IpBlock/Spi/IncludePrivate/Library/SpiCo= mmonLib.h = | 16 +- Silicon/Intel/TigerlakeSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommon= Lib/BaseSpiCommonLib.inf = | 19 +- Silicon/Intel/TigerlakeSiliconPkg/IpBlock/Spi/Smm/SpiSmm.inf = = | 1 + Silicon/Intel/TigerlakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf = = | 1 + Silicon/Intel/TigerlakeSiliconPkg/SiPkg.dec = = | 8 - 105 files changed, 1101 insertions(+), 2480 deletions(-) delete mode 1006= 44 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SpiF= lashCommon.c delete mode 100644 Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFl= ashCommonLib/SpiFlashCommonSmmLib.c rename {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/F= eature}/Flash/SpiFvbService/FvbInfo.c (100%) rename {Platform/Intel/MinPla= tformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}/Flash/SpiFvbService/Sp= iFvbServiceCommon.c (96%) rename {Platform/Intel/MinPlatformPkg =3D> Silic= on/Intel/IntelSiliconPkg/Feature}/Flash/SpiFvbService/SpiFvbServiceMm.c (94= %) rename {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPk= g/Feature}/Flash/SpiFvbService/SpiFvbServiceStandaloneMm.c (100%) rename {= Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}/F= lash/SpiFvbService/SpiFvbServiceTraditionalMm.c (100%) rename Platform/Int= el/TigerlakeOpenBoardPkg/Library/SmmSpiFlashCommonLib/SpiFlashCommonSmmLib.= c =3D> Silicon/Intel/IntelSiliconPkg/Library/SmmSpiFlashCommonLib/SmmSpiFla= shCommonLib.c (90%) rename {Platform/Intel/TigerlakeOpenBoardPkg =3D> Sili= con/Intel/IntelSiliconPkg}/Library/SmmSpiFlashCommonLib/SpiFlashCommon.c (9= 3%) rename {Platform/Intel/MinPlatformPkg/Flash =3D> Silicon/Intel/IntelSi= liconPkg}/Library/SpiFlashCommonLibNull/SpiFlashCommonLibNull.c (83%) dele= te mode 100644 Silicon/Intel/KabylakeSiliconPkg/Pch/Library/SmmSpiFlashComm= onLib/SpiFlashCommon.c delete mode 100644 Silicon/Intel/KabylakeSiliconPkg/Pch/Library/SmmSpiFlas= hCommonLib/SpiFlashCommonSmmLib.c delete mode 100644 Silicon/Intel/SimicsIch10Pkg/Library/SmmSpiFlashCommonL= ib/SpiFlashCommon.c delete mode 100644 Silicon/Intel/SimicsIch10Pkg/Library/SmmSpiFlashCommonL= ib/SpiFlashCommonSmmLib.c delete mode 100644 Platform/Intel/MinPlatformPkg/Include/Library/SpiFlashC= ommonLib.h rename {Silicon/Intel/CoffeelakeSiliconPkg/Pch =3D> Platform/Intel/Whitley= OpenBoardPkg}/Include/Library/SpiFlashCommonLib.h (96%) delete mode 100644= Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/SmmSpiFlashCommonLib/SmmSpi= FlashCommonLib.inf rename {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/F= eature}/Flash/SpiFvbService/SpiFvbServiceCommon.h (100%) rename {Platform/= Intel/MinPlatformPkg =3D> Silicon/Intel/IntelSiliconPkg/Feature}/Flash/SpiF= vbService/SpiFvbServiceMm.h (100%) rename {Platform/Intel/MinPlatformPkg = =3D> Silicon/Intel/IntelSiliconPkg/Feature}/Flash/SpiFvbService/SpiFvbServi= ceSmm.inf (88%) rename {Platform/Intel/MinPlatformPkg =3D> Silicon/Intel/I= ntelSiliconPkg/Feature}/Flash/SpiFvbService/SpiFvbServiceStandaloneMm.inf (= 88%) create mode 100644 Silicon/Intel/IntelSiliconPkg/Include/Guid/FlashRe= gion.h rename Silicon/Intel/{SimicsIch10Pkg =3D> IntelSiliconPkg}/Include/Library= /SpiFlashCommonLib.h (96%) rename Silicon/Intel/{CoffeelakeSiliconPkg/Pch = =3D> IntelSiliconPkg}/Include/Ppi/Spi.h (85%) rename Silicon/Intel/{Coffee= lakeSiliconPkg/Pch =3D> IntelSiliconPkg}/Include/Protocol/Spi.h (89%) rena= me {Platform/Intel/TigerlakeOpenBoardPkg =3D> Silicon/Intel/IntelSiliconPkg= }/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLib.inf (67%) rename {Plat= form/Intel/MinPlatformPkg/Flash =3D> Silicon/Intel/IntelSiliconPkg}/Library= /SpiFlashCommonLibNull/SpiFlashCommonLibNull.inf (91%) delete mode 100644 = Silicon/Intel/KabylakeSiliconPkg/Pch/Include/Library/SpiFlashCommonLib.h delete mode 100644 Silicon/Intel/KabylakeSiliconPkg/Pch/Include/Ppi/Spi.h delete mode 100644 Silicon/Intel/KabylakeSiliconPkg/Pch/Include/Protocol/S= pi.h delete mode 100644 Silicon/Intel/KabylakeSiliconPkg/Pch/Library/SmmSpiFlas= hCommonLib/SmmSpiFlashCommonLib.inf delete mode 100644 Silicon/Intel/SimicsIch10Pkg/Include/Protocol/Spi.h delete mode 100644 Silicon/Intel/SimicsIch10Pkg/Library/SmmSpiFlashCommonL= ib/SmmSpiFlashCommonLib.inf delete mode 100644 Silicon/Intel/TigerlakeSiliconPkg/Include/Protocol/Spi.= h -- 2.28.0.windows.1