From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga01.intel.com (mga01.intel.com [192.55.52.88]) by mx.groups.io with SMTP id smtpd.web10.14467.1676035258026959167 for ; Fri, 10 Feb 2023 05:20:58 -0800 Authentication-Results: mx.groups.io; dkim=fail reason="unable to parse pub key" header.i=@intel.com header.s=intel header.b=LFhJ737L; spf=pass (domain: intel.com, ip: 192.55.52.88, mailfrom: jiewen.yao@intel.com) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1676035257; x=1707571257; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=WQLdopgbDBSvQRLk5EOlY1sWC6uMJmW97OAaKcgbL5o=; b=LFhJ737LEzI7hggNQI9qJLO3tBLGir0yBtfqDdZC2XSXAS5Febtmn2XF 2FAANdhPU+DXrR3cd0WYGCmKq/YSB2OH2hy3Dg2b3Sp5Iih7GTwAQFh9K KMUWdiKvPVwv30qWNFPdWjLjnVBV+Dw4BgiaoRq9fzxWJNLWfvjOkjqNM PZXGuGsEdKxaxOiUufVKS/yGzuxd3IBqCxoYAfwuz8KYNG01KSHzXI0Oe zcowW0euZZu94UIIclVH1mNpNUZ7EL+ms3GAsU4Yfn2HwDzl0XZjZxgs8 5goOL3ESRHzBb2zHGbm30wlEY25Po5knf5bG33pms7c9o73V/7fi5ijBM Q==; X-IronPort-AV: E=McAfee;i="6500,9779,10616"; a="357815901" X-IronPort-AV: E=Sophos;i="5.97,287,1669104000"; d="scan'208";a="357815901" Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Feb 2023 05:20:56 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10616"; a="776920300" X-IronPort-AV: E=Sophos;i="5.97,287,1669104000"; d="scan'208";a="776920300" Received: from orsmsx602.amr.corp.intel.com ([10.22.229.15]) by fmsmga002.fm.intel.com with ESMTP; 10 Feb 2023 05:20:55 -0800 Received: from orsmsx611.amr.corp.intel.com (10.22.229.24) by ORSMSX602.amr.corp.intel.com (10.22.229.15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Fri, 10 Feb 2023 05:20:54 -0800 Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX611.amr.corp.intel.com (10.22.229.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Fri, 10 Feb 2023 05:20:54 -0800 Received: from ORSEDG601.ED.cps.intel.com (10.7.248.6) by orsmsx610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16 via Frontend Transport; Fri, 10 Feb 2023 05:20:54 -0800 Received: from NAM11-BN8-obe.outbound.protection.outlook.com (104.47.58.169) by edgegateway.intel.com (134.134.137.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.16; Fri, 10 Feb 2023 05:20:51 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GRIWLmuTSNUn25ct74YRr8d6ycuwxYhW10/9u/qvoBLUTo+h5ph6uEfriQs+480ntOq5FkUNeben7cz5qF4KElx1btO7ZaO7fqoDldiRe8oRGuhRmdsjYpAsYQldZDgDqBhuAxhJBy6M9xalqOLXRXi/MlC2uZ2QFeuTqfj/c7s+e1JLQi1LFCD/T1ALhEBZEQXs5Plte2SdHtD6rGt5sQeAD13+25P81M/YcOgRUOJEjmE+tlgLXV7pGEbfKmzDEYph/pbaAUOkj2MyPwro+TDzTVeCG9qUY8k0GxIttgApcAr8fp9KcSeW+p/l88tr3qMG0suyfpB5TIqTfa52pg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=2QlJRIruW5cs79JraoJr8BEXAeAWMB1xSj5Zfmt1BSA=; b=QEHIqiQCaN7UmWE7SRAJGBBL1NPaMS9mqViQJrdnriUdNGliOSR4az1ZOpWdwEthEIXzqDc2/khvGwuoWHSlcIZUkw03m2b4HIhL/DPBGpNFeYM83aVtyDeKrIQGDniGmDqXuif7aMqBs4Dm4V6hF0fdqElJiSJwn9hb2DZH3N0PlQg30ZHBgfKGbIblb1auQOv3U2mxT9izvNFcrhH1DNUfkpmxXEo5DLDDQBHwDuQXfQv+zyNHAEWq2zWsogD2YJknmyRQ0i9/HseM6LXdAFGCeNw3yLg1YC914yYJPceBlPyy+9RYmR/3oL/WooYWEjNUwH7XFH9XjLfJDg9OSQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW4PR11MB5872.namprd11.prod.outlook.com (2603:10b6:303:169::14) by CY5PR11MB6281.namprd11.prod.outlook.com (2603:10b6:930:23::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6086.17; Fri, 10 Feb 2023 13:20:47 +0000 Received: from MW4PR11MB5872.namprd11.prod.outlook.com ([fe80::96f4:ad8:3fb9:b60d]) by MW4PR11MB5872.namprd11.prod.outlook.com ([fe80::96f4:ad8:3fb9:b60d%7]) with mapi id 15.20.6064.032; Fri, 10 Feb 2023 13:20:47 +0000 From: "Yao, Jiewen" To: Sunil V L , "devel@edk2.groups.io" CC: Abner Chang , Daniel Schaefer , "Kinney, Michael D" , "Gao, Liming" , Ard Biesheuvel , "Justen, Jordan L" , Gerd Hoffmann , Sami Mujawar , "Leif Lindholm" , "Dong, Eric" , "Ni, Ray" , "Kumar, Rahul R" , "Liu, Zhiguang" , Anup Patel , Heinrich Schuchardt , "Warkentin, Andrei" Subject: Re: [edk2-staging/RiscV64QemuVirt PATCH V8 00/19] Add support for RISC-V virt machine Thread-Topic: [edk2-staging/RiscV64QemuVirt PATCH V8 00/19] Add support for RISC-V virt machine Thread-Index: AQHZPUuJ3QMjeTO0SE6eUv15RXJXRq7IKkWQ Date: Fri, 10 Feb 2023 13:20:46 +0000 Message-ID: References: <20230210123041.1489506-1-sunilvl@ventanamicro.com> In-Reply-To: <20230210123041.1489506-1-sunilvl@ventanamicro.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW4PR11MB5872:EE_|CY5PR11MB6281:EE_ x-ms-office365-filtering-correlation-id: 5e8caf76-feb5-421e-ba5b-08db0b699ee3 x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: 0wjPByY3jbXrxDADCZxAr4ULpBq9xByJIvHJ0WCEd0maDAne2nlgrDLnfDZAZZuRh/d+K2UlPCxRD219UOy87ensIqpxbWOkD/ZoJ847jGTHXSC/K6n+25mzRfZFCDpwv+hQrC3umauMkL2dxrHlcGX8MKS0cz93uwwscRaGXgBM3xlxmBY11H5tJzSTkcD8ura6ligSdE88S3/MySupInqj98BEBbcLeaphDSHZKCqV+IlzzpUN51C/IGEFnj06atwqrcStpmxpbxHGfrUMnlALtNhdK6u0aGhPmN0ENi3wKOBhjHRvfqXBFOirKgkhfQaBPXQoEoam8bpBeyXhg0y9Zx0EK/mQugQ/nQL5/ijQP856vEd+vr+nsbbcTahTPdcjKa140Rbdp8UQXAUyKBpHrYEAUgDLui/NzuytbPMMdUkMK+jd/nJNnmgDEpehPznJF5bkGxx6YxeLaOeSL+2Rb7itE3rbFabggOB8vmEz69H/XgH/+YJfvM5qxZ4qooN79LdwoboZguFU57eGOnULlpT8XxHeEI+jsfxYBKuWhSvtX7wUaXF2IAxZURuxPgj5n4QuRo83o4ytkicPzQbzsrMnHJk0yTS5DNMPAG7KbPJ2S08Enf1p75MD6EmaDdrwuWe4rW+8en6ywnzXE2RVX3xvcrxOA04tyJeRvq9a9ViDZ8eJYwhhNRvNOi2V8bx3jBKwSZO91iVz0A7EikHg89RbLur2Zh0zIFO2LVOcIRzCoV4ajFt0swtlg+wEGZM1REvZYMsbS8oV5+RDKw== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW4PR11MB5872.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230025)(396003)(136003)(366004)(376002)(39860400002)(346002)(451199018)(83380400001)(478600001)(55016003)(54906003)(316002)(76116006)(2906002)(19627235002)(38070700005)(110136005)(71200400001)(38100700002)(82960400001)(122000001)(966005)(8936002)(66556008)(30864003)(8676002)(4326008)(6506007)(52536014)(7696005)(41300700001)(64756008)(5660300002)(86362001)(66446008)(26005)(7416002)(107886003)(33656002)(186003)(9686003)(66476007)(66946007)(53546011);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?5hKVwHAAlTeuSF8ikEUDY0koq0D/Cf+PcHGG6SlPOzQRCDRd1BoHyDn4VM1P?= =?us-ascii?Q?pJobkMbzXdZu2e0f9T5xSJsbPC/Rb7YLVMzAdnG86nWibjEP0aPqQLu8tuBz?= =?us-ascii?Q?vwED30h4MOjEE3nInMom4BLX39VdT2aYB/liMUViQF+l0RJGirdFrkaFXEoF?= =?us-ascii?Q?lrs3uweMLbdqqxYnbn7T6mvx62h58ruH4GTsCU6cLTEkM/s3I8xWZHZxFwjL?= =?us-ascii?Q?aL3AzOviq2bhsoGv67xCEI+lAiFVrmo5ncsaCPxRzzMQJUGmUGH9X7GCvhtr?= =?us-ascii?Q?fViUi+3VOHQVv6/Xgy4iZqsCsJGuw2Zd49TWI/wGf/IjUMd58IdHSHvjDeJ7?= =?us-ascii?Q?lII1z1GzYDPY+NwbA0HYoYIyBzyNR95FqAzn7MHqkKiruZYS+asBAW33w68u?= =?us-ascii?Q?OJe6Vi7EMPF8+PRr3oNhDLEqduBWsqC/Jpdb/uSgAAA6mTnR/4UWD3jw0+Uq?= =?us-ascii?Q?iEFV2oGJ6MxtlLEd5PxpqKH7wkvKMctTnBBWxV3FWoneyerfpCM5yh9y/HMi?= =?us-ascii?Q?2Kkt1PQ7n7WoqUO6vdQ43wHw+pBPEfuCn6fOlgicUpz5kbJ49nc4vpc2ryIp?= =?us-ascii?Q?WQjcZEakdB5KNr2JDhOweuyJSYztoxTBg58zw7wcGi7byfogAv0Jg7yCIhEh?= =?us-ascii?Q?6l7es3sLJjXjy09jx0HfGWm24AnW8EQnd5i8NbQk49H0fUpyBGuCi+XeJJy/?= =?us-ascii?Q?ywb285b01x+5vEECwaVh2gFLU8WdxWorPSkBi2QWpjfGX9jYEgucotg5h7Gh?= =?us-ascii?Q?+gOvI/DkGJqedA/zTufEUTvHTTFU3PVODKDqkFil+JZp5FAkK/pjjA4CYFCY?= =?us-ascii?Q?w68J4ysGKjFmknwx3nfvdjg28rSa884Z6nWaafQSvg73gP9r/VxcsgnbNYWh?= =?us-ascii?Q?UwBR2wq6rk1tUSt1TObaglCgrc5NVNcOJNuzG22wvLJ1hpjU2OrxkGoroOp7?= =?us-ascii?Q?2Di6B86lqCi+L6UvwnA4AYxtX4w+uR7zS/X2nCyXwYmZmMHjNVUUEL1C8Rq/?= =?us-ascii?Q?C0KXRJBAexHiZV4JUKq90VKWYe2wp0Eyy7N0xuBz/PTA+0VjqJ2yIw6ycrWQ?= =?us-ascii?Q?W0BIsh0OBLhGqd4fScD6Y4o3+kbRwp6pZQbcAl4bWSro0nEbRihoCHpaMj5W?= =?us-ascii?Q?FXwXQ9EuZhLOCN0M39WM71gDjVIF0Wbwrv+V4rxYVxXX86uSiw2igqzXt1bx?= =?us-ascii?Q?pb0D7YmM2kP5JRyrRhZNUxgCwiBy+Po4AONEs0CnzHmo5XKqcxkK792ZRmkn?= =?us-ascii?Q?r+yHfK0mpHANG/lMziCHizLVbcclxL7GOr5XddqDL3pARYg+ylYND89IQC8C?= =?us-ascii?Q?vdvDCle4dPbCcsB0LAGbvQPqfUFo7yPGXmstsPM9U58rrXzHi1zTZrbjj5xf?= =?us-ascii?Q?BPzpdXhk65Bx4crmA5dfRlxVbMzEjYOl1Xq5I28JFWmkgX1vGiGxVsm9eD+M?= =?us-ascii?Q?hLbqGdHdTtSjyoDaaiqK3Cme+y03ffGtagCJm3NGAQq9cCYn4jxo1jGVtPBT?= =?us-ascii?Q?wxNucBuFQ0vzLb1IfkJeVp36MMqojG74Dm135L2Tflec1Q3J9t3owa0i7qGS?= =?us-ascii?Q?AcEYl2Y8njl9WKNjRQZG8qfE3gnjbD6FrBO0rYIr?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW4PR11MB5872.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 5e8caf76-feb5-421e-ba5b-08db0b699ee3 X-MS-Exchange-CrossTenant-originalarrivaltime: 10 Feb 2023 13:20:46.7940 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: tdbtn0UF+mbpfRM91/b8CdnZvu8JobPD287fGtc8pippFIFfuGlliSJayDMoWeeV/JIjAGpxmdXFjb77KTUZcw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY5PR11MB6281 Return-Path: jiewen.yao@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable OvmfPkg: Acked-by: Jiewen Yao > -----Original Message----- > From: Sunil V L > Sent: Friday, February 10, 2023 8:30 PM > To: devel@edk2.groups.io > Cc: Abner Chang ; Daniel Schaefer > ; Kinney, Michael D ; > Gao, Liming ; Ard Biesheuvel > ; Yao, Jiewen ; Justen, > Jordan L ; Gerd Hoffmann ; > Sami Mujawar ; Leif Lindholm > ; Dong, Eric ; Ni, Ray > ; Kumar, Rahul R ; Liu, Zhigua= ng > ; Anup Patel ; Heinrich > Schuchardt ; Warkentin, Andrei > > Subject: [edk2-staging/RiscV64QemuVirt PATCH V8 00/19] Add support for RI= SC- > V virt machine >=20 > REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D4076 >=20 > Add support for RISC-V qemu virt machine. Most of the changes are migrate= d > from > edk2-platforms repo and added qemu specific libraries under OvmfPkg. >=20 > The series has passed CI tests (https://github.com/tianocore/edk2/pull/40= 23) >=20 > These changes are available at: > https://github.com/vlsunil/edk2/tree/RiscV64QemuVirt_V8 >=20 > The series can be tested as per instructions @ > https://github.com/vlsunil/riscv-uefi-edk2-docs/wiki/RISC-V-Qemu-Virt-sup= port >=20 > Changes since V7: > 1) Addressed feedbacks from Mike and Ray. > 2) Added Anrdrei as another reviewer for RiscVVirt > 3) Rebased > 4) Added RB and ACK tags >=20 > Changes since V6: > 1) Took inspiration from IntelTdx and added all RISC-V qemu related > libraries and > modules in OvmfPkg/RiscVVirt instead of directly under > OvmfPkg/Library. Hoping for > quicker review since now it shouldn't affect the existing OvmfPkg > libraries/modules. > 2) Dropped migration of NvVarStoreFormattedLib for now to avoid > MdeModulePkg changes. > Currently RISC-V Qemu doesn't support separate variable flash. So, it > can be taken > as a separate activity in future when required. > 3) Rebased and new CI test request passed >=20 > Changes since V5: > 1) Avoided editing the existing INF files (as per feedback from Ray Ni). > This reduced > several refactor patches. > 2) Moved to PEI less design (as per suggestion from Andrei Warkentin) > 3) Added PciCpuIO2Dxe driver in OvmfPkg. > 4) Removed APRIORI requirement in DSC/FDF infrastructure files. Now > they > are very similar to ArmVirtQemu. > 5) Addressed Heinrich's feedback. > 6) Rebased and added ack tags >=20 > Changes since V4: > 1) Rebased and added ACKs > 2) Dropped few patches related to VirtNorFlashDxe since they are > already taken care by Ard. >=20 > Changes since V3: > 1) Addressed Abner's comments > 2) Changed folder name from Ia32_X64 to Ia32X64 as per latest > guidelines. > 2) Rebased >=20 > Changes since V2: > 1) Fixed issues detected by CI > 2) Added an extra patch to fix up the consumers of > NvVarStoreFormattedLib >=20 > Changes since V1: > 1) Added couple of patches from Ard to optimize the NorFlashDxe in > Ovmf. > Note: There will be a separate patch series in future to update exist= ing > consumers of NorFlashDxe driver. > 2) Migrated NvVarStoreFormattedLib from EmbeddedPkg to > MdeModulePkg > 3) Created Null instance of the NorFlashPlatformLib library class > 4) Moved NorFlashPlatformLib.h from ArmPlatformPkg >=20 >=20 > Cc: Abner Chang > Cc: Daniel Schaefer > Cc: Michael D Kinney > Cc: Liming Gao > Cc: Ard Biesheuvel > Cc: Jiewen Yao > Cc: Jordan Justen > Cc: Gerd Hoffmann > Cc: Sami Mujawar > Cc: Leif Lindholm > Cc: Eric Dong > Cc: Ray Ni > Cc: Rahul Kumar > Cc: Zhiguang Liu > Cc: Anup Patel > Cc: Heinrich Schuchardt > Cc: Andrei Warkentin >=20 > Sunil V L (19): > MdePkg/Register: Add register definition header files for RISC-V > MdePkg/BaseLib: RISC-V: Add few more helper functions > MdePkg: Add BaseRiscVSbiLib Library for RISC-V > UefiCpuPkg: Add RISCV_EFI_BOOT_PROTOCOL related definitions > UefiCpuPkg: Add BaseRiscV64CpuExceptionHandlerLib > UefiCpuPkg: Add BaseRiscV64CpuTimerLib library > UefiCpuPkg: Add CpuTimerDxeRiscV64 module > UefiCpuPkg: Add CpuDxeRiscV64 module > UefiCpuPkg/UefiCpuPkg.ci.yaml: Ignore RISC-V file > ArmVirtPkg/PlatformHasAcpiDtDxe: Move to OvmfPkg > ArmVirtPkg: Fix up the location of PlatformHasAcpiDtDxe > OvmfPkg/RiscVVirt: Add PlatformBootManagerLib library > OvmfPkg/RiscVVirt: Add PrePiHobListPointerLib library > OvmfPkg/RiscVVirt: Add ResetSystemLib library > OvmfPkg/RiscVVirt: Add VirtNorFlashPlatformLib library > OvmfPkg/RiscVVirt: Add PciCpuIo2Dxe module > OvmfPkg/RiscVVirt: Add SEC module > OvmfPkg/RiscVVirt: Add build files for Qemu Virt platform > Maintainers.txt: Add entry for OvmfPkg/RiscVVirt >=20 > ArmVirtPkg/ArmVirtPkg.dec = | 9 - > MdePkg/MdePkg.dec = | 4 + > OvmfPkg/OvmfPkg.dec = | 7 + > UefiCpuPkg/UefiCpuPkg.dec = | 7 + > OvmfPkg/RiscVVirt/RiscVVirt.dsc.inc = | 336 > ++++++ > ArmVirtPkg/ArmVirtCloudHv.dsc = | 2 +- > ArmVirtPkg/ArmVirtQemu.dsc = | 4 +- > ArmVirtPkg/ArmVirtQemuKernel.dsc = | 2 +- > MdePkg/MdePkg.dsc = | 3 + > ArmVirtPkg/ArmVirtQemu.dsc =3D> OvmfPkg/RiscVVirt/RiscVVirtQemu.dsc > | 281 ++--- > UefiCpuPkg/UefiCpuPkg.dsc = | 6 + > OvmfPkg/RiscVVirt/RiscVVirtQemu.fdf = | 306 > ++++++ > ArmVirtPkg/CloudHvPlatformHasAcpiDtDxe/CloudHvHasAcpiDtDxe.inf > | 2 +- > ArmVirtPkg/KvmtoolPlatformDxe/KvmtoolPlatformDxe.inf > | 4 +- > MdePkg/Library/BaseLib/BaseLib.inf = | 3 + > MdePkg/Library/BaseRiscVSbiLib/BaseRiscVSbiLib.inf = | > 26 + > {ArmVirtPkg =3D> OvmfPkg}/PlatformHasAcpiDtDxe/PlatformHasAcpiDtDxe.inf > | 3 +- >=20 > OvmfPkg/RiscVVirt/Library/PlatformBootManagerLib/PlatformBootManagerLib. > inf | 75 ++ > OvmfPkg/RiscVVirt/Library/PrePiHobListPointerLib/PrePiHobListPointerLib.= inf > | 23 + > OvmfPkg/RiscVVirt/Library/ResetSystemLib/BaseResetSystemLib.inf > | 38 + > OvmfPkg/RiscVVirt/Library/VirtNorFlashPlatformLib/VirtNorFlashStaticLib.= inf > | 30 + > OvmfPkg/RiscVVirt/PciCpuIo2Dxe/PciCpuIo2Dxe.inf = | > 48 + > OvmfPkg/RiscVVirt/Sec/SecMain.inf = | 66 ++ > UefiCpuPkg/CpuDxeRiscV64/CpuDxeRiscV64.inf = | 68 > ++ > UefiCpuPkg/CpuTimerDxeRiscV64/CpuTimerDxeRiscV64.inf > | 51 + >=20 > UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/BaseRiscV64CpuExce > ptionHandlerLib.inf | 42 + > UefiCpuPkg/Library/BaseRiscV64CpuTimerLib/BaseRiscV64CpuTimerLib.inf > | 33 + > MdePkg/Include/Library/BaseLib.h = | 50 + > MdePkg/Include/Library/BaseRiscVSbiLib.h = | 154 > +++ > MdePkg/Include/Register/RiscV64/RiscVEncoding.h = | > 119 +++ > MdePkg/Include/Register/RiscV64/RiscVImpl.h = | 25 > + > OvmfPkg/RiscVVirt/Library/PlatformBootManagerLib/PlatformBm.h > | 45 + > OvmfPkg/RiscVVirt/Sec/SecMain.h = | 102 ++ > UefiCpuPkg/CpuDxeRiscV64/CpuDxe.h = | 199 > ++++ > UefiCpuPkg/CpuTimerDxeRiscV64/Timer.h = | 177 > ++++ > UefiCpuPkg/Include/Protocol/RiscVBootProtocol.h = | > 34 + >=20 > UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/CpuExceptionHandler > Lib.h | 116 +++ > MdePkg/Library/BaseRiscVSbiLib/BaseRiscVSbiLib.c = | > 231 +++++ > {ArmVirtPkg =3D> OvmfPkg}/PlatformHasAcpiDtDxe/PlatformHasAcpiDtDxe.c > | 0 > OvmfPkg/RiscVVirt/Library/PlatformBootManagerLib/PlatformBm.c > | 1078 ++++++++++++++++++++ > OvmfPkg/RiscVVirt/Library/PlatformBootManagerLib/QemuKernel.c > | 77 ++ > OvmfPkg/RiscVVirt/Library/PrePiHobListPointerLib/PrePiHobListPointer.c > | 65 ++ > OvmfPkg/RiscVVirt/Library/ResetSystemLib/ResetSystemLib.c > | 128 +++ > OvmfPkg/RiscVVirt/Library/VirtNorFlashPlatformLib/VirtNorFlashStaticLib.= c > | 40 + > OvmfPkg/RiscVVirt/PciCpuIo2Dxe/PciCpuIo2Dxe.c = | > 557 ++++++++++ > OvmfPkg/RiscVVirt/Sec/Cpu.c = | 33 + > OvmfPkg/RiscVVirt/Sec/Memory.c = | 263 > +++++ > OvmfPkg/RiscVVirt/Sec/Platform.c = | 84 ++ > OvmfPkg/RiscVVirt/Sec/SecMain.c = | 104 ++ > UefiCpuPkg/CpuDxeRiscV64/CpuDxe.c = | 365 > +++++++ > UefiCpuPkg/CpuTimerDxeRiscV64/Timer.c = | 294 > ++++++ >=20 > UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/CpuExceptionHandler > Lib.c | 133 +++ > UefiCpuPkg/Library/BaseRiscV64CpuTimerLib/CpuTimerLib.c > | 199 ++++ > ArmVirtPkg/ArmVirtQemuFvMain.fdf.inc = | 2 +- > Maintainers.txt = | 5 + > MdePkg/Library/BaseLib/RiscV64/CpuScratch.S = | 31 > + > MdePkg/Library/BaseLib/RiscV64/ReadTimer.S = | 23 > + > MdePkg/Library/BaseLib/RiscV64/RiscVInterrupt.S = | 53 > +- > MdePkg/Library/BaseLib/RiscV64/RiscVMmu.S = | 23 > + > MdePkg/Library/BaseRiscVSbiLib/RiscVSbiEcall.S = | 42 + > OvmfPkg/RiscVVirt/RiscVVirt.fdf.inc = | 41 + > OvmfPkg/RiscVVirt/Sec/SecEntry.S = | 21 + > OvmfPkg/RiscVVirt/VarStore.fdf.inc = | 79 ++ > UefiCpuPkg/CpuDxeRiscV64/CpuDxe.uni = | 13 + > UefiCpuPkg/CpuDxeRiscV64/CpuDxeExtra.uni = | 14 > + > UefiCpuPkg/CpuTimerDxeRiscV64/CpuTimer.uni = | > 14 + > UefiCpuPkg/CpuTimerDxeRiscV64/CpuTimerExtra.uni = | > 12 + >=20 > UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/BaseRiscV64CpuExce > ptionHandlerLib.uni | 13 + >=20 > UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/SupervisorTrapHandle > r.S | 105 ++ > UefiCpuPkg/Library/BaseRiscV64CpuTimerLib/BaseRiscV64CpuTimerLib.uni > | 14 + > UefiCpuPkg/UefiCpuPkg.ci.yaml = | 1 + > 71 files changed, 6452 insertions(+), 205 deletions(-) > create mode 100644 OvmfPkg/RiscVVirt/RiscVVirt.dsc.inc > copy ArmVirtPkg/ArmVirtQemu.dsc =3D> OvmfPkg/RiscVVirt/RiscVVirtQemu.dsc > (66%) > create mode 100644 OvmfPkg/RiscVVirt/RiscVVirtQemu.fdf > create mode 100644 MdePkg/Library/BaseRiscVSbiLib/BaseRiscVSbiLib.inf > rename {ArmVirtPkg =3D> > OvmfPkg}/PlatformHasAcpiDtDxe/PlatformHasAcpiDtDxe.inf (89%) > create mode 100644 > OvmfPkg/RiscVVirt/Library/PlatformBootManagerLib/PlatformBootManagerLib. > inf > create mode 100644 > OvmfPkg/RiscVVirt/Library/PrePiHobListPointerLib/PrePiHobListPointerLib.i= nf > create mode 100644 > OvmfPkg/RiscVVirt/Library/ResetSystemLib/BaseResetSystemLib.inf > create mode 100644 > OvmfPkg/RiscVVirt/Library/VirtNorFlashPlatformLib/VirtNorFlashStaticLib.i= nf > create mode 100644 OvmfPkg/RiscVVirt/PciCpuIo2Dxe/PciCpuIo2Dxe.inf > create mode 100644 OvmfPkg/RiscVVirt/Sec/SecMain.inf > create mode 100644 UefiCpuPkg/CpuDxeRiscV64/CpuDxeRiscV64.inf > create mode 100644 > UefiCpuPkg/CpuTimerDxeRiscV64/CpuTimerDxeRiscV64.inf > create mode 100644 > UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/BaseRiscV64CpuExce > ptionHandlerLib.inf > create mode 100644 > UefiCpuPkg/Library/BaseRiscV64CpuTimerLib/BaseRiscV64CpuTimerLib.inf > create mode 100644 MdePkg/Include/Library/BaseRiscVSbiLib.h > create mode 100644 MdePkg/Include/Register/RiscV64/RiscVEncoding.h > create mode 100644 MdePkg/Include/Register/RiscV64/RiscVImpl.h > create mode 100644 > OvmfPkg/RiscVVirt/Library/PlatformBootManagerLib/PlatformBm.h > create mode 100644 OvmfPkg/RiscVVirt/Sec/SecMain.h > create mode 100644 UefiCpuPkg/CpuDxeRiscV64/CpuDxe.h > create mode 100644 UefiCpuPkg/CpuTimerDxeRiscV64/Timer.h > create mode 100644 UefiCpuPkg/Include/Protocol/RiscVBootProtocol.h > create mode 100644 > UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/CpuExceptionHandler > Lib.h > create mode 100644 MdePkg/Library/BaseRiscVSbiLib/BaseRiscVSbiLib.c > rename {ArmVirtPkg =3D> > OvmfPkg}/PlatformHasAcpiDtDxe/PlatformHasAcpiDtDxe.c (100%) > create mode 100644 > OvmfPkg/RiscVVirt/Library/PlatformBootManagerLib/PlatformBm.c > create mode 100644 > OvmfPkg/RiscVVirt/Library/PlatformBootManagerLib/QemuKernel.c > create mode 100644 > OvmfPkg/RiscVVirt/Library/PrePiHobListPointerLib/PrePiHobListPointer.c > create mode 100644 > OvmfPkg/RiscVVirt/Library/ResetSystemLib/ResetSystemLib.c > create mode 100644 > OvmfPkg/RiscVVirt/Library/VirtNorFlashPlatformLib/VirtNorFlashStaticLib.c > create mode 100644 OvmfPkg/RiscVVirt/PciCpuIo2Dxe/PciCpuIo2Dxe.c > create mode 100644 OvmfPkg/RiscVVirt/Sec/Cpu.c > create mode 100644 OvmfPkg/RiscVVirt/Sec/Memory.c > create mode 100644 OvmfPkg/RiscVVirt/Sec/Platform.c > create mode 100644 OvmfPkg/RiscVVirt/Sec/SecMain.c > create mode 100644 UefiCpuPkg/CpuDxeRiscV64/CpuDxe.c > create mode 100644 UefiCpuPkg/CpuTimerDxeRiscV64/Timer.c > create mode 100644 > UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/CpuExceptionHandler > Lib.c > create mode 100644 > UefiCpuPkg/Library/BaseRiscV64CpuTimerLib/CpuTimerLib.c > create mode 100644 MdePkg/Library/BaseLib/RiscV64/CpuScratch.S > create mode 100644 MdePkg/Library/BaseLib/RiscV64/ReadTimer.S > create mode 100644 MdePkg/Library/BaseLib/RiscV64/RiscVMmu.S > create mode 100644 MdePkg/Library/BaseRiscVSbiLib/RiscVSbiEcall.S > create mode 100644 OvmfPkg/RiscVVirt/RiscVVirt.fdf.inc > create mode 100644 OvmfPkg/RiscVVirt/Sec/SecEntry.S > create mode 100644 OvmfPkg/RiscVVirt/VarStore.fdf.inc > create mode 100644 UefiCpuPkg/CpuDxeRiscV64/CpuDxe.uni > create mode 100644 UefiCpuPkg/CpuDxeRiscV64/CpuDxeExtra.uni > create mode 100644 UefiCpuPkg/CpuTimerDxeRiscV64/CpuTimer.uni > create mode 100644 UefiCpuPkg/CpuTimerDxeRiscV64/CpuTimerExtra.uni > create mode 100644 > UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/BaseRiscV64CpuExce > ptionHandlerLib.uni > create mode 100644 > UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/SupervisorTrapHandle > r.S > create mode 100644 > UefiCpuPkg/Library/BaseRiscV64CpuTimerLib/BaseRiscV64CpuTimerLib.uni >=20 > -- > 2.34.1