From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by mx.groups.io with SMTP id smtpd.web08.7983.1627370207150914503 for ; Tue, 27 Jul 2021 00:16:47 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=VSUTeNzV; spf=pass (domain: intel.com, ip: 134.134.136.65, mailfrom: jiewen.yao@intel.com) X-IronPort-AV: E=McAfee;i="6200,9189,10057"; a="212422798" X-IronPort-AV: E=Sophos;i="5.84,272,1620716400"; d="scan'208";a="212422798" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Jul 2021 00:16:43 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.84,272,1620716400"; d="scan'208";a="505377389" Received: from orsmsx606.amr.corp.intel.com ([10.22.229.19]) by FMSMGA003.fm.intel.com with ESMTP; 27 Jul 2021 00:16:42 -0700 Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX606.amr.corp.intel.com (10.22.229.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.10; Tue, 27 Jul 2021 00:16:42 -0700 Received: from orsedg603.ED.cps.intel.com (10.7.248.4) by orsmsx610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.10 via Frontend Transport; Tue, 27 Jul 2021 00:16:42 -0700 Received: from NAM04-MW2-obe.outbound.protection.outlook.com (104.47.73.172) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2242.10; Tue, 27 Jul 2021 00:16:42 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=dWBbaOhSqS+heEba4tBowQY2r+Hm1LvN+z8zximclFkHcgvyPaelg5dOtTmIzbPTPLO4ZF1c3Ta4Tyqv5PbhvwskPGfwP1qQK82S2rBr558hb7OFpAWs3pVX3QXNwav2nDpZpkI+s+z9A+/dPYCoIi1As9mpq6J7fdEucYdeOR1m4BwBHDc5pxgDV4sGDetu4Jj/LKA7S7dwKmZ/W1jCUltoBMfXAlEXXCCoSUtw3Pe3LwZ/p/4X0TQCTnOAUWO93gLIX/ry7vNgsR1oMZgpKYB4BL2vGf8Y/oRG/RJmh17ab5IdlWJcDRBscFNHvQSv3oxTyvjo69F3bOf3oZjvmQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Yp314jn0zRUVTmAgqU/Ad9q1LbexMnZfc9xCg16DVTs=; b=mbafwDpiNSdsEejtkcVcjmBNeT8NiKVi8W0NFAv5xeB8chDGIRFBV4v3vmFnHf1Ooon1tWtbPgrN6KSTt8agMMAjMtVnGAdQowVVh8SMpJ5Q8ajd9Ckb2N220/QzgBhDTMlUA2/t+dnJsjLHFfzjm44wzqFhLm1UCGL7ctbQsDWbKtyPci0My9tJwE+a7YPmWQu4G/8ftty2e8TxjFTNP9/PEMYaE2CL6IDUl9sYmJVYCF2BqLCllYyF3Vpa4xqkIXRDEHhMW/H/dEhS5ACXxkBo2VUdK9jvF4qgQGjLmgXXLxYi3rAP9eEw/pMdsrykHhdSqCXmwXBBBeGd99XJVg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Yp314jn0zRUVTmAgqU/Ad9q1LbexMnZfc9xCg16DVTs=; b=VSUTeNzVPRDl/3RPqtcB/Dvo6fDEE7IjFRuwyRdV1MYXPCUSMIeROXDDl5HT3UP6bgD+SIFFoiwcKJnAGbasXlmSc37/WpRl5tOpI1gsr2MVVHchF9E1W31CARaUYrK2ZlYwD9RCjRDzZbCGecG+8zlgO1B33cPLKz4SB83Ttdg= Received: from PH0PR11MB4885.namprd11.prod.outlook.com (2603:10b6:510:35::14) by PH0PR11MB4951.namprd11.prod.outlook.com (2603:10b6:510:43::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4308.21; Tue, 27 Jul 2021 07:16:41 +0000 Received: from PH0PR11MB4885.namprd11.prod.outlook.com ([fe80::6c99:8170:1c3c:9121]) by PH0PR11MB4885.namprd11.prod.outlook.com ([fe80::6c99:8170:1c3c:9121%3]) with mapi id 15.20.4352.031; Tue, 27 Jul 2021 07:16:40 +0000 From: "Yao, Jiewen" To: "devel@edk2.groups.io" , "Xu, Min M" CC: Ard Biesheuvel , "Justen, Jordan L" , Brijesh Singh , "Erdem Aktas" , James Bottomley , "Tom Lendacky" Subject: Re: [edk2-devel] [PATCH V3 00/10] Add Intel TDX support in OvmfPkg/ResetVector Thread-Topic: [edk2-devel] [PATCH V3 00/10] Add Intel TDX support in OvmfPkg/ResetVector Thread-Index: AQHXgqpA+tnzEpgszEeiGiERd35vOqtWZZJw Date: Tue, 27 Jul 2021 07:16:40 +0000 Message-ID: References: In-Reply-To: Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-version: 11.5.1.3 dlp-product: dlpe-windows dlp-reaction: no-action authentication-results: edk2.groups.io; dkim=none (message not signed) header.d=none;edk2.groups.io; dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 2d1d4357-34bd-459e-16bd-08d950ce7b25 x-ms-traffictypediagnostic: PH0PR11MB4951: x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:10000; x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: x07w5Eb6RWNXbKvEHSJKRokSJb2P1Ni7DOjqzcW4nhpu6k51zptC++pmz3H2cCCCk5lunHg5MXDnjbV75EFQ7xfIIB5VBIVCoeNdkyKa0lvGi8LO+H56zpzMlMWM57dd1HAFm/X/F+pruCZBfL42HgwzOsOOpTR9wvXrfa2ych3aTe+hZ0NLIXe3QhN+XB+RwiXOFMZ7Fr83dxxZJY95Mzh14DbDgiesko5btvNLN6SRYFnEbA4yWAdhp32wdfLniQkE20NUSm5NZtPBcy1vAelM1tX73o6Pk906ehrKpfXU/yPOfqjI0Y/QuXo/+mbTAmHPaJcwKQSjJauupCJ+eJhZXnVCChqTdZnmWVnz6alkK7mP304WWpGNSJCikiMnZmqIfeykY+uac+54q6EOyRqdLPEMiKRbzEvaR9V+viJjL1QRmqnI12jU2r7QHroSSMOn7BNmZdbiZt7DSxibCgUXt9flxGZi3LkgDEgbOWyLVUBF3bqbtoLcvk3lVnh7EF2KF3euLGwALLB4lLKGDhLhnC8mJrAf37Rsk2HDvjpVwpyYKharcKnzkzTLancz6WeIgNTE0rB1JJHmjnQSudTlUrxogskz6Md+E4rwuELkWskKUiXKsjuvc1GTO6tY04OuOY1jNg4TxeWMh2Qg3XBPxgfyR901mR9p5X93cOryNU1Z+hWp9CIiqApYFA4zP6HbAkjmTd8Hmx6hHdW9hLQcy2mkgvVGsxWu95Lsa5sloSGWFg+OwDbV8l2Q6mj9n3gW1HZjxsrPzGQ3Iug7mXcUF6QtTyDJrtrE6utnIrHi7O7Q76+OzD9HSktXDrBLSUvsBs4ln2QrEcpTGr9fNw== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PH0PR11MB4885.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(4636009)(376002)(396003)(366004)(346002)(136003)(39860400002)(9686003)(316002)(54906003)(19627235002)(478600001)(66446008)(83380400001)(66556008)(53546011)(52536014)(66476007)(8676002)(38100700002)(4326008)(7696005)(55016002)(2906002)(5660300002)(71200400001)(26005)(122000001)(33656002)(966005)(76116006)(86362001)(64756008)(6506007)(8936002)(186003)(110136005)(66946007)(6636002)(38070700004);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?I+9qspsKpLAuHN0Odr52Yri0/V/Yye7bmHGd1fWopIOMzESXJBF4Uk/kwtN2?= =?us-ascii?Q?fvEKaOnXdVyB98dX4z35rXrwD7nCx2+A6jTDQi3R6wniR+UjjeFO8nM0UkVM?= =?us-ascii?Q?5xr9oYYXKxyNTijDttPoZYrbmx9PpQgtxlgJyzPMsp1bjiidr8/aEavUOZUT?= =?us-ascii?Q?3hxwuq4ctSlowsnlJrXH3ww8+z7P1srlwLs+TMoLXriK1pBwKAbvevVn9j7o?= =?us-ascii?Q?WCDEsJT8bSkD4t0Nf6mU7C5k9FIicrrfr2tc2WmKUrB7LoPt+vaJ1K15fj1X?= =?us-ascii?Q?3eh40h+U8XZhs7y/NZ+ys6Hqlf3JbKLthDj7Q/ZuDIXvAulJEE7mJPEgkt8E?= =?us-ascii?Q?CDOSuM8nNSVu7sPmvpQTdc/VBXgGYUhxxS52y8hFHvQ6AiR0pcQnhUmLkO8+?= =?us-ascii?Q?RCgBkPD1DbAKEsOjPxbgQ70bQLo6+j/WMPEOySsinVjeIWmHID6LHGQUC7HJ?= =?us-ascii?Q?GmKxGz5qwcTAsvidXv7PeJtUOBaAB7pOs/wgCIfYBDeYWL9oayFSTSmosu0y?= =?us-ascii?Q?9QA+WYf842o48kicXqys63eU0viFcnM/O6h+NqfZUAoZYEAkBrDkYu+LiQdA?= =?us-ascii?Q?PCNwEv175wOkpkLzcGgTTR9k2UzFukndBQnoshp4wFEuEdr620gzVPPs/Tnc?= =?us-ascii?Q?JyeL3ZyPp0gA6YTw8/bw2P9lDURE3S1fnPRRDqk5ZI41NknkhJxpbZdp2Kvk?= =?us-ascii?Q?73l6TsTrGOQ/iR8p7ToluqCo9V5awED5z3SU0n4w97YKeMBsHZBsAT+b5JT9?= =?us-ascii?Q?PZISs9s9l26ou8y1v7D1OC+GpH7VsRlJryDvBN2cK7EaaA82J6UqrE38VNjM?= =?us-ascii?Q?j/4g8CR0dGQ5kxGL+z6xZAvAys2YbKabFVdNLZZXsXIQHdxOYOmLbvT/xeX6?= =?us-ascii?Q?rMp+QwgFpEQa4lT/I1e929xMshqQAnJdmCGpLPvmwTp9z0qhZ279T9BxZbC6?= =?us-ascii?Q?djB1nwpXEQ/paMb8mBk8GFnfxmojPod2ZlvQPvmcIUV3v4SKODbaczN1XXV6?= =?us-ascii?Q?obDAMblxbuvYcsU4yUQOkikQF13Zz7WvuAy+fJ4UkaEKQ0+ufOvwSVocC8JW?= =?us-ascii?Q?PbOn4pzVlTdHfid8TObGtfzkWpeH9f0LL2cNfCxDRFXNZUCYsM3oemJ1OCfz?= =?us-ascii?Q?Fgm6uHCaovu+Rb+PwUza3nerfEnudWc1hb8ZWFWyuoxV7xQa83B5eday4pSr?= =?us-ascii?Q?Oy0XSvWOLvEA0pP9b4ffB3pnEh2Nfk5rJa9EAdy/nZclHX9uWQ0eUsJKpyY7?= =?us-ascii?Q?apuaBAu5sus0ApbYb5USqPRyTbsWl3DgtHBGslPcFf7rthfUfi7w4xqPvqTc?= =?us-ascii?Q?2Jhq9uROt6/O9e7cyrp53t9z?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: PH0PR11MB4885.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 2d1d4357-34bd-459e-16bd-08d950ce7b25 X-MS-Exchange-CrossTenant-originalarrivaltime: 27 Jul 2021 07:16:40.7546 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: M1L0iKZgCcuAZxT3DgSWWUS78OvmCMlVF4wxiRmGmvI5A8zvnD0OWSvBkUdzmbQdtw8Yqm/d2dXC5lvUJNgGow== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH0PR11MB4951 Return-Path: jiewen.yao@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Thanks Min. Many thanks for splitting SEV stuff to a standalone file. That is very goo= d start. Some other comments for your consideration: 1) There is no need to create a standalone Init32.asm and ReloadFlat32.asm= . They are only needed in TDX so far. Please keep it in TDX. 2) I do not see the absolute need to create multiple patches for ResetVect= or.nasm/ResetVectorVtf0.asm to add TDX stuff one by one. That always makes = me feel you miss something in the beginning. Since all the patches are addi= ng TDX support, I think we can add them one time. 3) The strategy I take to review the patch is to compare the ResetVector i= n UefiCpuPkg and OvmfPkg.=20 If they are similar, I am at ease. If they are different, I would ask why. For example, OVMF version Flat32ToFlat64.asm missing the CR4/CR0/EFER_MSR = handling in normal mode. I am not sure why. A potential bug? We had better = make them consistent. 4) I can understand difference in PageTables64.asm. UefiCpuPkg uses ROM pa= ge table, while OVMF uses runtime crated page table. That is OK. However, it is hard for me to understand how SEV/TDX hack the build page t= able. I still recommend we move SEV hook to SEV file, and TDX hook to TDX file.= =20 If we can use below patter, that can help me a lot to understand the logic= . =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D SetCr3ForPageTables64: xor edx, edx PreBuildPageTableHookSev PreBuildPageTableHookTdx BuildPageTables: XXXXXX PostBuildPageTableHookSev PostBuildPageTableHookTdx SetCr3: =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D 5) There are too many noise in ResetVectorVtf0.asm. Can we move SEV and TDX related GUID definition to a standalone SevVtf0.as= m and TdxVtf0.asm? Thank you Yao Jiewen > -----Original Message----- > From: devel@edk2.groups.io On Behalf Of Min Xu > Sent: Tuesday, July 27, 2021 1:42 PM > To: devel@edk2.groups.io > Cc: Xu, Min M ; Ard Biesheuvel > ; Justen, Jordan L ; > Brijesh Singh ; Erdem Aktas > ; James Bottomley ; Yao, > Jiewen ; Tom Lendacky > Subject: [edk2-devel] [PATCH V3 00/10] Add Intel TDX support in > OvmfPkg/ResetVector >=20 > REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D3429 >=20 > Intel's Trust Domain Extensions (Intel TDX) refers to an Intel technolog= y > that extends Virtual Machines Extensions (VMX) and Multi-Key Total Memor= y > Encryption (MKTME) with a new kind of virutal machines guest called a > Trust Domain (TD). A TD is desinged to run in a CPU mode that protects t= he > confidentiality of TD memory contents and the TD's CPU state from other > software, including the hosting Virtual-Machine Monitor (VMM), unless > explicitly shared by the TD itself. >=20 > The patch-sets to support Intel TDX in OvmfPkg is split into several > waves. This is wave1 which adds Intel TDX support in OvmfPkg/ResetVector= . > Note: TDX only works in X64. >=20 > According to the comments in https://edk2.groups.io/g/devel/message/7815= 2 > and https://edk2.groups.io/g/devel/message/78151, PageTables64.asm and > Flat32ToFlat64.asm are refined. SEV and TDX related routines are separat= ed > to AmdSev.asm and IntelTdx.asm. >=20 > Patch 1 add the PCDs of BFV/CFV. BFV is the code part of the image. CFV = is > the configuration part. BFV is measured by VMM and CFV is measured by TD= VF > itself. >=20 > Patch 2 add TdxMetadata in OvmfPkg/ResetVector. It describes the > information about the image so that VMM can do the initialization and > measurement based on these information. >=20 > Patch 3 set the initial value of Td mailbox and its related macros used = in > ResetVector. >=20 > Patch 4 define macro of TDX_PT_ADDR which indicates the Tdx extra page > tables. >=20 > Patch 5 is IntelTdx.asm which includes below routines used in ResetVecto= r. > - IsTdx > - InitTdx > - PostSetCr3PageTables64Tdx >=20 > Patch 6 is AmdSev.asm which includes SEV routines. These routines are > extracted from the previous PageTables64.asm/Flat32ToFlat64.asm. >=20 > Patch 7 load the GDT and set CR0, then jump to Flat32 protected mode. Th= is > is because GDT is not set in the initial stage of ResetVector. >=20 > Patch 8 is Init32.asm. It is the entry point of doing the 32-bit protect= ed > mode initialization. ReloadFlat32 and InitTdx are called. In the future = if > SEV has something to initialize, InitSev (for example) can be called in > turn. >=20 > Patch 9 create Main.asm in OvmfPkg/ResetVector. It is based on the > suggestion in https://edk2.groups.io/g/devel/message/78152. In this comm= it > it is simply copied from UefiCpuPkg. In the next commit this Main.asm is > updated to add a new Entry (Main32) to support Tdx. >=20 > In Patch 10, all above are put together. Init32.asm call ReloadFlat32 > to jump to 32-bit protected mode, then InitTdx initialize TDX_WORK_AREA > to record 'TDXG' flags. After that page tables are built and set, then > jump to SecEntry. >=20 > [TDX]: https://software.intel.com/content/dam/develop/external/us/en/ > documents/tdx-whitepaper-final9-17.pdf >=20 > [TDVF]: https://software.intel.com/content/dam/develop/external/us/en/ > documents/tdx-virtual-firmware-design-guide-rev-1.pdf >=20 > [ReviewComment-1]: https://edk2.groups.io/g/devel/message/78151 >=20 > [ReviewComment-2]: https://edk2.groups.io/g/devel/message/78152 >=20 > Code is at https://github.com/mxu9/edk2/tree/tdvf_wave1.v3 >=20 > v3 changes: > - Refine PageTables64.asm and Flat32ToFlat64.asm based on the review > comments in [ReviewComment-1] and [ReviewComment-2]. > - SEV codes are in AmdSev.asm > - TDX codes are in IntelTdx.asm > - Main.asm is created in OvmfPkg/ResetVector. The one in > UefiCpuPkg/ResetVector/Vtf0 is not used. > - Init32.asm/ReloadFlat32.asm in UefiCpuPkg/ResetVector/Vtf0/Ia32 are > deleted. They're moved to OvmfPkg/ResetVector/Ia32. > - InitTdx.asm is renamed to InteTdx.asm >=20 > v2 changes: > - Move InitTdx.asm and ReloadFlat32.asm from UefiCpuPkg/ResetVector/Vtf= 0 > to OvmfPkg/ResetVector. Init32.asm is created which is a null stub of > 32-bit initialization. In Main32 just simply call Init32. It makes > the Main.asm in UefiCpuPkg/ResetVector clean and clear. > - Init32.asm/InitTdx.asm/ReloadFlat32.asm are created under > OvmfPkg/ResetVector/Ia32. > - Update some descriptions of the patch-sets. > - Update the REF link in cover letter. > - Add Ard Biesheuvel in Cc list. >=20 > v1: https://edk2.groups.io/g/devel/message/77675 >=20 > Cc: Ard Biesheuvel > Cc: Jordan Justen > Cc: Brijesh Singh > Cc: Erdem Aktas > Cc: James Bottomley > Cc: Jiewen Yao > Cc: Tom Lendacky > Signed-off-by: Min Xu >=20 > Min Xu (10): > OvmfPkg: Add Tdx BFV/CFV PCDs and PcdOvmfImageSizeInKb > OvmfPkg: Add Tdx metadata > OvmfPkg: Set TdMailbox initial value and macros > OvmfPkg: Add TDX_PT_ADDR defition in ResetVector.nasmb > OvmfPkg: Add IntelTdx.asm in ResetVector > OvmfPkg: Add AmdSev.asm in ResetVector > OvmfPkg: Add ReloadFlat32 > OvmfPkg: Add Init32 > OvmfPkg: Create Main.asm in ResetVector > OvmfPkg: Update ResetVector to support Tdx >=20 > OvmfPkg/OvmfPkg.dec | 13 + > OvmfPkg/OvmfPkgDefines.fdf.inc | 12 +- > OvmfPkg/OvmfPkgX64.fdf | 6 + > OvmfPkg/ResetVector/Ia16/ResetVectorVtf0.asm | 38 ++ > OvmfPkg/ResetVector/Ia32/AmdSev.asm | 526 +++++++++++++++++++ > OvmfPkg/ResetVector/Ia32/Flat32ToFlat64.asm | 110 +--- > OvmfPkg/ResetVector/Ia32/Init32.asm | 32 ++ > OvmfPkg/ResetVector/Ia32/IntelTdx.asm | 172 ++++++ > OvmfPkg/ResetVector/Ia32/PageTables64.asm | 478 +++-------------- > OvmfPkg/ResetVector/Ia32/ReloadFlat32.asm | 44 ++ > OvmfPkg/ResetVector/Main.asm | 119 +++++ > OvmfPkg/ResetVector/ResetVector.inf | 11 +- > OvmfPkg/ResetVector/ResetVector.nasmb | 66 ++- > OvmfPkg/ResetVector/X64/TdxMetadata.asm | 97 ++++ > 14 files changed, 1224 insertions(+), 500 deletions(-) > create mode 100644 OvmfPkg/ResetVector/Ia32/AmdSev.asm > create mode 100644 OvmfPkg/ResetVector/Ia32/Init32.asm > create mode 100644 OvmfPkg/ResetVector/Ia32/IntelTdx.asm > create mode 100644 OvmfPkg/ResetVector/Ia32/ReloadFlat32.asm > create mode 100644 OvmfPkg/ResetVector/Main.asm > create mode 100644 OvmfPkg/ResetVector/X64/TdxMetadata.asm >=20 > -- > 2.29.2.windows.2 >=20 >=20 >=20 >=20 >=20