From: "Abner Chang" <abner.chang@hpe.com>
To: "devel@edk2.groups.io" <devel@edk2.groups.io>,
"Chang, Abner (HPS SW/FW Technologist)" <abner.chang@hpe.com>
Cc: Sean Brogan <sean.brogan@microsoft.com>,
Bret Barkelew <Bret.Barkelew@microsoft.com>,
Michael D Kinney <michael.d.kinney@intel.com>,
Leif Lindholm <leif@nuviainc.com>,
Liming Gao <gaoliming@byosoft.com.cn>,
"Schaefer, Daniel (ROM Janitor)" <daniel.schaefer@hpe.com>,
Sunil V L <sunilvl@ventanamicro.com>
Subject: Re: [edk2-devel] [PATCH 00/79] Migration of RiscV*Pkg
Date: Sat, 8 Jan 2022 14:42:31 +0000 [thread overview]
Message-ID: <PH7PR84MB18854DD68976887483D67172FF4E9@PH7PR84MB1885.NAMPRD84.PROD.OUTLOOK.COM> (raw)
In-Reply-To: <16C82DDC5E51315E.710@groups.io>
[-- Attachment #1: Type: text/plain, Size: 22488 bytes --]
BTW, edk2 core CI is passed at here:
https://github.com/tianocore/edk2/pull/2298
[https://opengraph.githubassets.com/0154545288e84d91872ff1b975551f8b10a12074982d5ae16610907e3c10945e/tianocore/edk2/pull/2298]<https://github.com/tianocore/edk2/pull/2298>
Risc v migration edk2 pr by changab · Pull Request #2298 · tianocore/edk2<https://github.com/tianocore/edk2/pull/2298>
EDK II. Contribute to tianocore/edk2 development by creating an account on GitHub.
github.com
________________________________
From: devel@edk2.groups.io <devel@edk2.groups.io> on behalf of Abner Chang <abner.chang@hpe.com>
Sent: Saturday, January 8, 2022 10:25 AM
To: devel@edk2.groups.io <devel@edk2.groups.io>
Cc: Chang, Abner (HPS SW/FW Technologist) <abner.chang@hpe.com>; Sean Brogan <sean.brogan@microsoft.com>; Bret Barkelew <Bret.Barkelew@microsoft.com>; Michael D Kinney <michael.d.kinney@intel.com>; Leif Lindholm <leif@nuviainc.com>; Liming Gao <gaoliming@byosoft.com.cn>; Schaefer, Daniel (ROM Janitor) <daniel.schaefer@hpe.com>; Sunil V L <sunilvl@ventanamicro.com>
Subject: [edk2-devel] [PATCH 00/79] Migration of RiscV*Pkg
This is the migration of RISC-V related packages from edk2-platforms repo to
edk2 repo, as the RISC-V edk2 port is getting mature and the demands of RISC-V
edk2 port is increasing. RiscVVirtPKg is the next RISC-V edk2 package to
upstream to edk2 repo, which is built base on edk2 RiscVPkg and RiscVPlatformPkg
for RISC-V QEMU port. The edk2 port drivers for RISC-V processor, peripherals,
and the implemetation of industry standards (such as UEFI/ACPI/RISC-V
related specs) are also emulated base on RisVVirtPkg.
* Patches you can ignore:
Commit/Patch ca3c581e(1/79)-d3f147c4(61/79) are originally located in
edk2-platforms repo. Those patches had been reviewed and the commit message
are all preserved for the migration.
*- Patches require review:
1. Commit/Patch 9aad8c35(62/79) and b284fa42(63/79) are the changes to rename
RISC-V PlatformPkg and ProcessorPkg to RiscVPlatformPkg and RiscVPkg.
2. Commit/Patch 6955062e(64/79) and a786bc26(65/79) are build error fixes.
3. Commit/Patch c1fe0fe9(66/79) addes a git submodule for RISC-V OpenSBI.
4. The rest of patches are the fixes for edk2 Core CI.
The patches for edk2 core CI fixes are created base on the CI test items
but not base on the package owner or module, because those changes are all
belong to RiscV*Pkg for CI issues and have no functional changes.
Signed-off-by: Abner Chang <abner.chang@hpe.com>
Cc: Sean Brogan <sean.brogan@microsoft.com>
Cc: Bret Barkelew <Bret.Barkelew@microsoft.com>
Cc: Michael D Kinney <michael.d.kinney@intel.com>
Cc: Leif Lindholm <leif@nuviainc.com>
Cc: Liming Gao <gaoliming@byosoft.com.cn>
Cc: Daniel Schaefer <daniel.schaefer@hpe.com>
Cc: Sunil V L <sunilvl@ventanamicro.com>
Abner Chang (65):
ProcessorPkg/Include: Add header files of RISC-V processor package
ProcessorPkg/Library: RISC-V CPU library
ProcessorPkg/Library: Add RISC-V exception library
ProcessorPkg/Library: Add RISC-V timer library
ProcessorPkg/RiscVOpensbLib: Add opensbi submodule
ProcessorPkg/Library: Add RiscVOpensbiLib
ProcessorPkg/Library: RISC-V PEI Service Table Pointer library
ProcessorPkg/CpuDxe: Add RISC-V CPU DXE driver.
ProcessorPkg/SmbiosDxe: Generic SMBIOS DXE driver for RISC-V
platforms.
ProcesorPkg/Library: NULL instance of RISC-V platform timer library.
RISC-V/ProcessorPkg: RISC-V package.
PlatformPkg/Library: RISC-V Platform Temporary Memory library
PlatformPkg/Library: Add FirmwareContextProcessorSpecificLib module
PlatformPkg/Library: NULL instance of RiscVOpensbiPlatformLib
PlatformPkg/Library: NULL instance of PlatformMemoryTestLib
PlatformPkg/Library: NULL instance of PlatformUpdateProgressLib
PlatformPkg/Library: Platform Boot Manager library.
PlatformPkg/SecMain: RISC-V SecMain module.
PlatformPkg: Add RiscVPlatformPkg
RISC-V/PlatformPkg: Revise Readme.md
Silicon/SiFive: Handle case of NULL FirmwareContext
Silicon/RISC-V: Update old SMBIOS struct filed name
U5SeriesPkg: Deduplicate PlatformPei
RISC-V: Split SMBIOS out of PlatformPei
RISC-V: Use U5 SMBIOS library only for those platforms
Silicon/RISC-V: Introduce FirmwareContext library
Silicon/RISC-V: PeiServiceTableLib uses RiscVFirmwareContextLib
RISC-V/PlatformPkg: Add FdtPeim to pass DTB from PEI to DXE via HOB
RISC-V/PlatformPkg: Fixup FDT from HOB and install into config table
RISC-V: Switch to latest OpenSBI
RISC-V: Implement ResetSystem RT call
Move OpenSbiPlatformLib to RISC-V/PlatformPkg
RISC-V/PlatformPkg: Update document
RISC-V: Add RISC-V PeiCoreEntryPoint library
RISC-V: Create opensbi firmware domains
RISC-V: Use RISC-V PeiCoreEntryPoint library
Platform/RISC-V: Add library to get PPI descriptor
Platform/RISC-V: Use PlatformSecPpiLib
Platform/RISC-V: Add NULL library instance of RiscVSpecialPlatformLib
Platform/RISC-V: Remove platform dependency from common platform lib
Platform/RISC-V: Remove Null instance of OpensbiPlatformLibNull
RiscVPlatformPkg/Sec: Initial hart_index2Id array
RiscVPlatformPkg/OpensbiPlatformLib: Remove platform code
RiscVPlatformPkg/RiscVSpecialPlatformLib: Rename module name
RiscVPkg: Update opensbi library
RiscVPlatformPkg/Sec: Check Cold/Warm hart
RiscVPlatformPkg/Sec: Add more comments to Secmain.c
RiscV/ProcessorPkg: Create read mtime CSR library instances
RiscV/ProcessorPkg: Use mtime CSR library
RISC-V/PlatformPkg: Updates for the latest OpenSBI
PlatformPkg/Sec: Separate EDK2 Opensbi platform hook.
RISC-V/PlatformPkg: Determine hart number from DTB
Silicon/RISC-V: Add PciCpuIoDxe driver
Platform/RISC-V: Add debug message to SecMain.c
Platform/RISC-V: Initialize variable to zero
RiscVPlatformPkg: Rename PlatformPkg to RiscVPlatformPkg
RiscVPkg: Rename ProcessorPkg to RiscVPkg
RiscVPkg: Fix build fail on RiscVPkg package
RiscVPkg/PlatformPei: Fix the build error
edk2:.gitmodules
RiscVPlatformPkg: Address Core CI ECC errors.
RiscVPkg: Address Core CI ECC errors.
edk2: RiscVPlatformPkg Core CI YAML file
edk2: RiscVPkg Core CI YAML file
edk2: Enable Core CI on RiscV*Pkg
Dandan Bi (2):
Platform/RISC-V: Consume MdeLibs.dsc.inc for RegisterFilterLib
Silicon/RISC_V: Consume MdeLibs.dsc.inc for RegisterFilterLib
Daniel Schaefer (4):
ProcessorPkg/Library: Add RiscVEdk2SbiLib
RISC-V/CpuDxe: Ignore set memory attributes failure
Signal EndOfDxe in boot manager
RISC-V/PlatformPkg: Build DeviceTree and use that in SEC
changab (8):
RiscVPlatformVPkg: Address Core CI Spelling errors.
RiscVPlatformVPkg: Address Core CI package dependency check errors
RiscVPlatformVPkg: Address Core CI license check errors.
RiscVPlatformVPkg: Address Core CI library header check errors
RiscVPlatformVPkg: Address Core CI Uncrustify errors
RiscVPkg: Address Core CI library header check errors
RiscVPkg: Address Core CI Spelling errors.
RiscVPkg: Address Core CI Uncrustify errors
RiscVPkg/RiscVPkg.dec | 50 +
RiscVPlatformPkg/RiscVPlatformPkg.dec | 94 +
RiscVPkg/RiscVPkg.dsc | 109 +
RiscVPlatformPkg/RiscVPlatformPkg.dsc | 95 +
.../PeiServicesTablePointerLibOpenSbi.inf | 39 +
RiscVPkg/Library/RiscVCpuLib/RiscVCpuLib.inf | 34 +
.../RiscVEdk2SbiLib/RiscVEdk2SbiLib.inf | 28 +
.../CpuExceptionHandlerDxeLib.inf | 43 +
.../RiscVFirmwareContextSbiLib.inf | 34 +
.../RiscVFirmwareContextSscratchLib.inf | 33 +
.../RiscVFirmwareContextStvecLib.inf | 34 +
.../RiscVOpensbiLib/RiscVOpensbiLib.inf | 89 +
.../RiscVPlatformTimerLib.inf | 35 +
.../EmulatedMachineModeTimerLib.inf | 34 +
.../MachineModeTimerLib.inf | 38 +
.../RiscVTimerLib/BaseRiscVTimerLib.inf | 35 +
RiscVPkg/Universal/CpuDxe/CpuDxe.inf | 49 +
RiscVPkg/Universal/FdtDxe/FdtDxe.inf | 53 +
.../Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.inf | 47 +
.../Universal/SmbiosDxe/RiscVSmbiosDxe.inf | 55 +
.../Edk2OpensbiPlatformWrapperLib.inf | 44 +
.../FirmwareContextProcessorSpecificLib.inf | 31 +
.../OpensbiPlatformLib/OpensbiPlatformLib.inf | 50 +
.../PeiCoreEntryPoint/PeiCoreEntryPoint.inf | 36 +
.../PeiCoreInfoHobLib.inf | 43 +
.../PlatformBootManagerLib.inf | 55 +
.../PlatformMemoryTestLibNull.inf | 27 +
.../PlatformSecPpiLibNull.inf | 32 +
.../PlatformUpdateProgressLibNull.inf | 28 +
.../Library/ResetSystemLib/ResetSystemLib.inf | 32 +
.../RiscVPlatformTempMemoryInitLibNull.inf | 38 +
.../RiscVSpecialPlatformLibNull.inf | 36 +
.../Universal/FdtPeim/FdtPeim.inf | 46 +
.../Universal/Pei/PlatformPei/PlatformPei.inf | 66 +
RiscVPlatformPkg/Universal/Sec/SecMain.inf | 79 +
RiscVPkg/Include/IndustryStandard/RiscV.h | 162 ++
.../Include/IndustryStandard/RiscVOpensbi.h | 62 +
.../Include/Library/MachineModeTimerLib.h | 17 +
RiscVPkg/Include/Library/RiscVCpuLib.h | 118 +
RiscVPkg/Include/Library/RiscVEdk2SbiLib.h | 596 +++++
.../Include/Library/RiscVFirmwareContextLib.h | 43 +
.../Include/Library/RiscVPlatformTimerLib.h | 25 +
RiscVPkg/Include/OpensbiTypes.h | 82 +
RiscVPkg/Include/ProcessorSpecificHobData.h | 97 +
RiscVPkg/Include/RiscVImpl.h | 87 +
.../Include/SmbiosProcessorSpecificData.h | 57 +
.../CpuExceptionHandlerLib.h | 110 +
RiscVPkg/Universal/CpuDxe/CpuDxe.h | 198 ++
RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.h | 22 +
.../Library/Edk2OpensbiPlatformWrapperLib.h | 16 +
.../FirmwareContextProcessorSpecificLib.h | 54 +
.../Include/Library/PlatformSecPpiLib.h | 24 +
.../Library/RiscVPlatformTempMemoryInitLib.h | 29 +
.../Include/Library/RiscVSpecialPlatformLib.h | 20 +
.../PlatformBootManager.h | 109 +
.../Universal/Pei/PlatformPei/Platform.h | 97 +
RiscVPlatformPkg/Universal/Sec/SecMain.h | 64 +
.../PeiServicesTablePointerOpenSbi.c | 119 +
.../Library/RiscVEdk2SbiLib/RiscVEdk2SbiLib.c | 1016 +++++++++
.../CpuExceptionHandlerLib.c | 194 ++
.../RiscVFirmwareContextSbiLib.c | 51 +
.../RiscVFirmwareContextSscratchLib.c | 48 +
.../RiscVFirmwareContextStvecLib.c | 48 +
.../Library/RiscVTimerLib/RiscVTimerLib.c | 199 ++
RiscVPkg/Universal/CpuDxe/CpuDxe.c | 310 +++
RiscVPkg/Universal/FdtDxe/FdtDxe.c | 134 ++
.../Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.c | 557 +++++
RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.c | 350 +++
.../Edk2OpensbiPlatformWrapperLib.c | 554 +++++
.../FirmwareContextProcessorSpecificLib.c | 123 ++
.../OpensbiPlatformLib/OpensbiPlatform.c | 270 +++
.../PeiCoreEntryPoint/PeiCoreEntryPoint.c | 106 +
.../PeiCoreInfoHobLibNull/CoreInfoHob.c | 36 +
.../PlatformBootManager.c | 257 +++
.../PlatformBootManagerLib/PlatformData.c | 53 +
.../PlatformMemoryTestLibNull.c | 29 +
.../PlatformSecPpiLibNull/PlatformSecPpiLib.c | 27 +
.../PlatformUpdateProgressLibNull.c | 53 +
.../Library/ResetSystemLib/ResetSystemLib.c | 128 ++
.../RiscVSpecialPlatformLib.c | 19 +
RiscVPlatformPkg/Universal/FdtPeim/FdtPeim.c | 73 +
.../Universal/Pei/PlatformPei/Fv.c | 54 +
.../Universal/Pei/PlatformPei/MemDetect.c | 80 +
.../Universal/Pei/PlatformPei/Platform.c | 365 ++++
RiscVPlatformPkg/Universal/Sec/SecMain.c | 733 +++++++
RiscVPlatformPkg/Readme.md | 224 ++
.../templates/pr-gate-build-job.yml | 3 +
.gitmodules | 3 +
.pytool/CISettings.py | 6 +-
.../PeiServicesTablePointerLibOpenSbi.uni | 16 +
RiscVPkg/Library/RiscVCpuLib/Cpu.S | 143 ++
.../CpuExceptionHandlerLib.uni | 13 +
.../RiscVExceptionLib/SupervisorTrapHandler.S | 112 +
RiscVPkg/Library/RiscVOpensbiLib/opensbi | 1 +
.../RiscVPlatformTimerLibNull.S | 40 +
.../EmulatedMachineModeTimerLib.S | 24 +
.../MachineModeTimerLib/MachineModeTimerLib.S | 25 +
RiscVPkg/RiscVPkg.ci.yaml | 151 ++
RiscVPkg/RiscVPkg.uni | 29 +
RiscVPkg/RiscVPkgExtra.uni | 13 +
RiscVPkg/Universal/CpuDxe/CpuDxe.uni | 13 +
RiscVPkg/Universal/CpuDxe/CpuDxeExtra.uni | 14 +
.../Universal/SmbiosDxe/RiscVSmbiosDxe.uni | 12 +
.../SmbiosDxe/RiscVSmbiosDxeExtra.uni | 13 +
.../Documents/Media/RiscVEdk2BootProcess.svg | 1928 +++++++++++++++++
.../Documents/Media/RiscVEdk2FwDomain.svg | 1290 +++++++++++
.../PeiCoreEntryPoint/PeiCoreEntryPoint.uni | 14 +
.../PlatformBootManagerLib/Strings.uni | 28 +
.../Riscv64/TempMemInit.S | 26 +
RiscVPlatformPkg/RiscVPlatformPkg.ci.yaml | 122 ++
RiscVPlatformPkg/RiscVPlatformPkg.uni | 84 +
RiscVPlatformPkg/RiscVPlatformPkgExtra.uni | 12 +
.../Universal/Sec/Riscv64/SecEntry.S | 579 +++++
113 files changed, 14683 insertions(+), 1 deletion(-)
create mode 100644 RiscVPkg/RiscVPkg.dec
create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.dec
create mode 100644 RiscVPkg/RiscVPkg.dsc
create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.dsc
create mode 100644 RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi/PeiServicesTablePointerLibOpenSbi.inf
create mode 100644 RiscVPkg/Library/RiscVCpuLib/RiscVCpuLib.inf
create mode 100644 RiscVPkg/Library/RiscVEdk2SbiLib/RiscVEdk2SbiLib.inf
create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerDxeLib.inf
create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSbiLib/RiscVFirmwareContextSbiLib.inf
create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSscratchLib/RiscVFirmwareContextSscratchLib.inf
create mode 100644 RiscVPkg/Library/RiscVFirmwareContextStvecLib/RiscVFirmwareContextStvecLib.inf
create mode 100644 RiscVPkg/Library/RiscVOpensbiLib/RiscVOpensbiLib.inf
create mode 100644 RiscVPkg/Library/RiscVPlatformTimerLibNull/RiscVPlatformTimerLib.inf
create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/EmulatedMachineModeTimerLib/EmulatedMachineModeTimerLib.inf
create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/MachineModeTimerLib/MachineModeTimerLib.inf
create mode 100644 RiscVPkg/Library/RiscVTimerLib/BaseRiscVTimerLib.inf
create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.inf
create mode 100644 RiscVPkg/Universal/FdtDxe/FdtDxe.inf
create mode 100644 RiscVPkg/Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.inf
create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.inf
create mode 100644 RiscVPlatformPkg/Library/Edk2OpensbiPlatformWrapperLib/Edk2OpensbiPlatformWrapperLib.inf
create mode 100644 RiscVPlatformPkg/Library/FirmwareContextProcessorSpecificLib/FirmwareContextProcessorSpecificLib.inf
create mode 100644 RiscVPlatformPkg/Library/OpensbiPlatformLib/OpensbiPlatformLib.inf
create mode 100644 RiscVPlatformPkg/Library/PeiCoreEntryPoint/PeiCoreEntryPoint.inf
create mode 100644 RiscVPlatformPkg/Library/PeiCoreInfoHobLibNull/PeiCoreInfoHobLib.inf
create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/PlatformBootManagerLib.inf
create mode 100644 RiscVPlatformPkg/Library/PlatformMemoryTestLibNull/PlatformMemoryTestLibNull.inf
create mode 100644 RiscVPlatformPkg/Library/PlatformSecPpiLibNull/PlatformSecPpiLibNull.inf
create mode 100644 RiscVPlatformPkg/Library/PlatformUpdateProgressLibNull/PlatformUpdateProgressLibNull.inf
create mode 100644 RiscVPlatformPkg/Library/ResetSystemLib/ResetSystemLib.inf
create mode 100644 RiscVPlatformPkg/Library/RiscVPlatformTempMemoryInitLibNull/RiscVPlatformTempMemoryInitLibNull.inf
create mode 100644 RiscVPlatformPkg/Library/RiscVSpecialPlatformLibNull/RiscVSpecialPlatformLibNull.inf
create mode 100644 RiscVPlatformPkg/Universal/FdtPeim/FdtPeim.inf
create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/PlatformPei.inf
create mode 100644 RiscVPlatformPkg/Universal/Sec/SecMain.inf
create mode 100644 RiscVPkg/Include/IndustryStandard/RiscV.h
create mode 100644 RiscVPkg/Include/IndustryStandard/RiscVOpensbi.h
create mode 100644 RiscVPkg/Include/Library/MachineModeTimerLib.h
create mode 100644 RiscVPkg/Include/Library/RiscVCpuLib.h
create mode 100644 RiscVPkg/Include/Library/RiscVEdk2SbiLib.h
create mode 100644 RiscVPkg/Include/Library/RiscVFirmwareContextLib.h
create mode 100644 RiscVPkg/Include/Library/RiscVPlatformTimerLib.h
create mode 100644 RiscVPkg/Include/OpensbiTypes.h
create mode 100644 RiscVPkg/Include/ProcessorSpecificHobData.h
create mode 100644 RiscVPkg/Include/RiscVImpl.h
create mode 100644 RiscVPkg/Include/SmbiosProcessorSpecificData.h
create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerLib.h
create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.h
create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.h
create mode 100644 RiscVPlatformPkg/Include/Library/Edk2OpensbiPlatformWrapperLib.h
create mode 100644 RiscVPlatformPkg/Include/Library/FirmwareContextProcessorSpecificLib.h
create mode 100644 RiscVPlatformPkg/Include/Library/PlatformSecPpiLib.h
create mode 100644 RiscVPlatformPkg/Include/Library/RiscVPlatformTempMemoryInitLib.h
create mode 100644 RiscVPlatformPkg/Include/Library/RiscVSpecialPlatformLib.h
create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/PlatformBootManager.h
create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/Platform.h
create mode 100644 RiscVPlatformPkg/Universal/Sec/SecMain.h
create mode 100644 RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi/PeiServicesTablePointerOpenSbi.c
create mode 100644 RiscVPkg/Library/RiscVEdk2SbiLib/RiscVEdk2SbiLib.c
create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerLib.c
create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSbiLib/RiscVFirmwareContextSbiLib.c
create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSscratchLib/RiscVFirmwareContextSscratchLib.c
create mode 100644 RiscVPkg/Library/RiscVFirmwareContextStvecLib/RiscVFirmwareContextStvecLib.c
create mode 100644 RiscVPkg/Library/RiscVTimerLib/RiscVTimerLib.c
create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.c
create mode 100644 RiscVPkg/Universal/FdtDxe/FdtDxe.c
create mode 100644 RiscVPkg/Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.c
create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.c
create mode 100644 RiscVPlatformPkg/Library/Edk2OpensbiPlatformWrapperLib/Edk2OpensbiPlatformWrapperLib.c
create mode 100644 RiscVPlatformPkg/Library/FirmwareContextProcessorSpecificLib/FirmwareContextProcessorSpecificLib.c
create mode 100644 RiscVPlatformPkg/Library/OpensbiPlatformLib/OpensbiPlatform.c
create mode 100644 RiscVPlatformPkg/Library/PeiCoreEntryPoint/PeiCoreEntryPoint.c
create mode 100644 RiscVPlatformPkg/Library/PeiCoreInfoHobLibNull/CoreInfoHob.c
create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/PlatformBootManager.c
create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/PlatformData.c
create mode 100644 RiscVPlatformPkg/Library/PlatformMemoryTestLibNull/PlatformMemoryTestLibNull.c
create mode 100644 RiscVPlatformPkg/Library/PlatformSecPpiLibNull/PlatformSecPpiLib.c
create mode 100644 RiscVPlatformPkg/Library/PlatformUpdateProgressLibNull/PlatformUpdateProgressLibNull.c
create mode 100644 RiscVPlatformPkg/Library/ResetSystemLib/ResetSystemLib.c
create mode 100644 RiscVPlatformPkg/Library/RiscVSpecialPlatformLibNull/RiscVSpecialPlatformLib.c
create mode 100644 RiscVPlatformPkg/Universal/FdtPeim/FdtPeim.c
create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/Fv.c
create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/MemDetect.c
create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/Platform.c
create mode 100644 RiscVPlatformPkg/Universal/Sec/SecMain.c
create mode 100644 RiscVPlatformPkg/Readme.md
create mode 100644 RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi/PeiServicesTablePointerLibOpenSbi.uni
create mode 100644 RiscVPkg/Library/RiscVCpuLib/Cpu.S
create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerLib.uni
create mode 100644 RiscVPkg/Library/RiscVExceptionLib/SupervisorTrapHandler.S
create mode 160000 RiscVPkg/Library/RiscVOpensbiLib/opensbi
create mode 100644 RiscVPkg/Library/RiscVPlatformTimerLibNull/RiscVPlatformTimerLibNull.S
create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/EmulatedMachineModeTimerLib/EmulatedMachineModeTimerLib.S
create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/MachineModeTimerLib/MachineModeTimerLib.S
create mode 100644 RiscVPkg/RiscVPkg.ci.yaml
create mode 100644 RiscVPkg/RiscVPkg.uni
create mode 100644 RiscVPkg/RiscVPkgExtra.uni
create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.uni
create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxeExtra.uni
create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.uni
create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxeExtra.uni
create mode 100644 RiscVPlatformPkg/Documents/Media/RiscVEdk2BootProcess.svg
create mode 100644 RiscVPlatformPkg/Documents/Media/RiscVEdk2FwDomain.svg
create mode 100644 RiscVPlatformPkg/Library/PeiCoreEntryPoint/PeiCoreEntryPoint.uni
create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/Strings.uni
create mode 100644 RiscVPlatformPkg/Library/RiscVPlatformTempMemoryInitLibNull/Riscv64/TempMemInit.S
create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.ci.yaml
create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.uni
create mode 100644 RiscVPlatformPkg/RiscVPlatformPkgExtra.uni
create mode 100644 RiscVPlatformPkg/Universal/Sec/Riscv64/SecEntry.S
--
2.31.1
[-- Attachment #2: Type: text/html, Size: 34569 bytes --]
next parent reply other threads:[~2022-01-08 14:43 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <16C82DDC5E51315E.710@groups.io>
2022-01-08 14:42 ` Abner Chang [this message]
2022-01-08 2:25 [PATCH 00/79] Migration of RiscV*Pkg Abner Chang
2022-01-10 12:52 ` [edk2-devel] " Leif Lindholm
2022-01-11 1:01 ` 回复: " gaoliming
2022-01-11 1:12 ` Abner Chang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=PH7PR84MB18854DD68976887483D67172FF4E9@PH7PR84MB1885.NAMPRD84.PROD.OUTLOOK.COM \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox