From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-002e3701.pphosted.com (mx0b-002e3701.pphosted.com [148.163.143.35]) by mx.groups.io with SMTP id smtpd.web11.6212.1641653002271350244 for ; Sat, 08 Jan 2022 06:43:23 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@hpe.com header.s=pps0720 header.b=OElGrHVZ; spf=permerror, err=parse error for token &{10 18 %{ir}.%{v}.%{d}.spf.has.pphosted.com}: invalid domain name (domain: hpe.com, ip: 148.163.143.35, mailfrom: prvs=000704d8ca=abner.chang@hpe.com) Received: from pps.filterd (m0134424.ppops.net [127.0.0.1]) by mx0b-002e3701.pphosted.com (8.16.1.2/8.16.1.2) with ESMTP id 2082AiQE021509; Sat, 8 Jan 2022 14:43:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=hpe.com; h=from : to : cc : subject : date : message-id : references : in-reply-to : content-type : mime-version; s=pps0720; bh=aCnWoP8NmjbC9+DkZYyTDWUtSmOZPXiaTUDcb650mKI=; b=OElGrHVZcE3Azgmv6/9URSgEuHkMbZ3UVgMDEKRWQ9TRicffkPO14gTNJthMXiqbwIOm 5ioCite5poYCSJC2+Mw9g85TtNnOXrn2JotuO36sMv8OcsLVYsSKqmcn2Cf2upVyIJng awecxzW2BxRSiAT4UKRla+RX14DBOJaWyVvuFYHs1srjJ4t1VGrnRuWLamWSBYcte+WC iKBHRH9XhClLAPfzGhRmO1HXJnvi56ZoOnby//NE51MtzOSYjeJdyMGmJK2ZnYgepBEy DZDA2cok5RKZxfJ0XopNw7XJto+wtKooVMy6qc0qNWcDFYzWGWI/FMs+q022gvlUciS8 uQ== Received: from g2t2354.austin.hpe.com (g2t2354.austin.hpe.com [15.233.44.27]) by mx0b-002e3701.pphosted.com (PPS) with ESMTPS id 3df1kq2j3f-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sat, 08 Jan 2022 14:42:59 +0000 Received: from G9W9209.americas.hpqcorp.net (g9w9209.houston.hpecorp.net [16.220.66.156]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-SHA384 (256/256 bits)) (No client certificate requested) by g2t2354.austin.hpe.com (Postfix) with ESMTPS id 1C01583; Sat, 8 Jan 2022 14:42:57 +0000 (UTC) Received: from G1W8106.americas.hpqcorp.net (16.193.72.61) by G9W9209.americas.hpqcorp.net (16.220.66.156) with Microsoft SMTP Server (TLS) id 15.0.1497.23; Sat, 8 Jan 2022 14:42:56 +0000 Received: from NAM02-BN1-obe.outbound.protection.outlook.com (15.241.52.10) by G1W8106.americas.hpqcorp.net (16.193.72.61) with Microsoft SMTP Server (TLS) id 15.0.1497.23 via Frontend Transport; Sat, 8 Jan 2022 14:42:35 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=HS20yz0eXI0cABsVx9843vB9kPjtx1QngH6US38Xex5bHnH6AIInGYEo/9MlbgBdGTk4Rf3CE0xcbVsHKnc05q2v66Id2UTqZs7+7McGHhHyt93exROnkSI+nwJKGcezxOGJLs30YfctINpUp55TQCmgtxWWmZV0ezS4JcHmPjzJhTeloDTZRzQ3S0/iaXkBpvxE0cdU/qKynH1WhI5EAcuEYlXPwDpdL/vDZFeNBim3noHpKApfIiB0D64vNPA2ILbSJkl08z0Fhbd89LTCeTE7DFoHh/vIF4XYZGCDUALHvQ3iBdtzJdoVcKujLDT7OGJr/eYtKYAGJaCickA28g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=btWJEvBIlJ/X6Ne8xdLYnmlWP1pj2v+JWDCBZwkS2Fg=; b=cbBmnp2TlRQ05krLK2RXyFsfEj/1FAo9uS8sEM7btsTf0AUgIpLDVHFpznTikAaXxKgygikPQTHnxLyqHgHHJbyHuUZiP3kp/AAhGuTmsUzoTnl0KRpwQtxRNOo2XA83A9zQZmTTqBHas5Rd+H4/HH3lnBP6bgMxMqXkR3CC87NTMLScXUN/uUFAr7mY1quK7qTNZL+3MwWCMaTa2E0E00N0WDsdIlLuKnQH3/FaYcfW9k4PWt9Wvz8PLXOKiC4YO7pInvGA/mWnKNKDt5PdiK9t+jTB1rbTZol0RnRGJ3I2Nhxcjm0S/3G6jprK0el2CoYb8RFewK0YrP95MPr52A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=hpe.com; dmarc=pass action=none header.from=hpe.com; dkim=pass header.d=hpe.com; arc=none Received: from PH7PR84MB1885.NAMPRD84.PROD.OUTLOOK.COM (2603:10b6:510:154::18) by PH7PR84MB2080.NAMPRD84.PROD.OUTLOOK.COM (2603:10b6:510:157::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4867.11; Sat, 8 Jan 2022 14:42:32 +0000 Received: from PH7PR84MB1885.NAMPRD84.PROD.OUTLOOK.COM ([fe80::29fe:6cc2:38e0:4b55]) by PH7PR84MB1885.NAMPRD84.PROD.OUTLOOK.COM ([fe80::29fe:6cc2:38e0:4b55%7]) with mapi id 15.20.4867.011; Sat, 8 Jan 2022 14:42:31 +0000 From: "Abner Chang" To: "devel@edk2.groups.io" , "Chang, Abner (HPS SW/FW Technologist)" CC: Sean Brogan , Bret Barkelew , Michael D Kinney , Leif Lindholm , Liming Gao , "Schaefer, Daniel (ROM Janitor)" , Sunil V L Subject: Re: [edk2-devel] [PATCH 00/79] Migration of RiscV*Pkg Thread-Topic: [edk2-devel] [PATCH 00/79] Migration of RiscV*Pkg Thread-Index: AQHYBD/RDJnpYH6MdU61h2cjg0qv1qxZMzji Date: Sat, 8 Jan 2022 14:42:31 +0000 Message-ID: References: <16C82DDC5E51315E.710@groups.io> In-Reply-To: <16C82DDC5E51315E.710@groups.io> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: suggested_attachment_session_id: 5b078eb9-ef69-4170-ac6e-4b4337c10f92 x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: b3f541e3-f1cf-4d0c-9ddd-08d9d2b51a2d x-ms-traffictypediagnostic: PH7PR84MB2080:EE_ x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:800; x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: bbKhGsgoq838P/0+Wkr8O+1761SCZ31Z0sVAFzPena8X21hn/nZbAg49hYtWHEOxAKJebJa93iMOj8BP/4YoDB9YJk0UFUlEXf9GPGF7zGNF1hOFAHHHZQJnYcfkN2wurJRQ34CFZv/Lb0XdGEGQA8xQJK6xySYHov4RZQ/g9SDpH+Ym7zf6TMN9KelnIdl2V/0Tga/GgqkNZTSiOJohcW3GX3XScbpy5NcgWBSH04qp7G7pOr5V+s7p3abKzdNgezadY+wbnc+u8FNx2i/OKduqaFyj0NaZR9ZEpWphLov3Z4QpqpEAHVc6TQi4ahszBMvCvGFUD9xVB5ZI15+KBrgq8+E/hkWGwHxPyBLiEoEJzNWrDhih6Q6rjz1HMeAIhUDtGM5MBhkWpd32OyujJfQ1EjBp/SPvpvuE+E/PHJsEHwjr16J88vbg1YV3wrmKGdOJdxkYnSGrhXedbNHPApsUFJGYL4wRalSIg6rFUEylgfCvQ8BHPM6ddP5yw7hy6+vZmpI+KY5FV7xaGJJzxiYmB6SOvLELDlOwkPmigJThUaJ6EoNyRA7Du6ZdoNOp4ZX1JwRf9pRHOt1y90lIJkDWFL1OheUrdGGhErhCpvJLioUZDCmmwExMtEm/EtCFoV0ZgKYb45M2R9jHB+A1uis1Kp+F/J5sOqJ/ehKfL/gErRGHv8usA5Z530c3sgR4StKLg911Xn8vFYxij3e4KsM09KFqTjhf1yYDd4u9tFhrh9EX9UlZjw2bSKjn00K8wRij/yTGrE1ItBR86F6ZyN2wMRSMbxHvcnzTDx5XiPk= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PH7PR84MB1885.NAMPRD84.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(366004)(76116006)(66946007)(38100700002)(30864003)(7696005)(91956017)(55016003)(19627405001)(8936002)(4326008)(186003)(71200400001)(45080400002)(966005)(66446008)(64756008)(66556008)(66476007)(122000001)(508600001)(5660300002)(33656002)(26005)(166002)(110136005)(8676002)(55236004)(6506007)(53546011)(83380400001)(86362001)(316002)(9686003)(38070700005)(2906002)(54906003)(52536014)(82960400001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?iso-8859-1?Q?e7CNCzzmnMjYXWHk4zNuyfX2dH8AUQwiWq3UmobADat3+l3YYeAWcxs4Jf?= =?iso-8859-1?Q?gwGQMqy4BrbgxVkOFtp5Uh+6cxaMVAdC3IGN6EvAsdjkBW/hsy58GpiQxu?= =?iso-8859-1?Q?wBlYphLPQFQtS/0t9HsOxWGthVCtjfgal8yJnLkaW40EVNu+AQZ9O4ajPG?= =?iso-8859-1?Q?iBRj6P4P4T4gNoZpe1N7mEvllSAiwtedfB4HeRuguQ2XAeLhEWhd7I9Yot?= =?iso-8859-1?Q?RcYimVh8h9ypcAPnBazok9R0HKkekahWgZU0SfiQmBtDAnsMEGQUIzRNqI?= =?iso-8859-1?Q?dx4+KqaW9EcNPgAf8+NPJ8CCUYBY7S/dnzp/YAOCJKtJfOhT50sfRi9Bqk?= =?iso-8859-1?Q?OebFQxWfRWrbjCFk5NIaE2qRrDi4fO5wojoJS1iCgDtzPnQvrCHpE7+DEa?= =?iso-8859-1?Q?2MVv4KAjG+25V2JMiGaWWilHNrub0/yhdlZEo4ujTRK9uHmZWQ6PjLizjR?= =?iso-8859-1?Q?O+XKoV2DexAcBKhHO9Ai1EkMKIobt2busAxQf0Dq1FLWoD6JtcMEayddcI?= =?iso-8859-1?Q?z6nPlw2jIKsPRA5DqiYWByleDQWAZYUNU/+CqxA+OVbjyfzV3gOeE47ems?= =?iso-8859-1?Q?9RnNhuZ6AqrsQt6FPxTk/cfVhAiH7Uz/n4JBwzJmlqce0IIq/yOWDD8CsR?= =?iso-8859-1?Q?N+RQKoD/hX6XRrbaRacp+8wh4cMoU5TpO8hJtTSjaPxWgfBWmdP4o2QDca?= =?iso-8859-1?Q?yhO99FmDHBtoZDNE/0Z9m6m+Q1mfRAoBvqdWnvpatmIOyoEP5M2qPaKU9S?= =?iso-8859-1?Q?pggEMTTNH+n25swuRVzfthXLNqPtQSElRZGIAwwgJp9Vjcjs9xG3gvPsKV?= =?iso-8859-1?Q?DcxEQFvoogy/0AF1W2hl/nR6lKZLnmmRL8bcdsJeH85q8aP44Ww8lWEehc?= =?iso-8859-1?Q?QFLNhtE8ujUDRDPgOZzV072/MuzeVuY/mgFoiE278voozDJhfXLht5GWJ8?= =?iso-8859-1?Q?W0469sP7yP4KmPpj3l71o5mfwd3GOmXF+0ReYqYNcCoTmkU2RE54BhLbPc?= =?iso-8859-1?Q?C3NotVuL7M+QefYjuK5u3GdD9RvcPwklHLQakJOk+hQh4kqQQY9CIEuLp4?= =?iso-8859-1?Q?TKhKqjUp+Prk/F291GFgXDkpuFbdXgXQoQzM3ogb2P6DD3X7NrB7b1aqBz?= =?iso-8859-1?Q?JP9DSnZmMgyexqTfUFy/5Zp/KPtTlmiRUlq9Ju5NFZjzNZOujVgt9KQ9eD?= =?iso-8859-1?Q?efQgvKTBxgu123a9xgH4LyCk8HYxuE2zxat+lTzbAUVaTIwxjnq4MWMOMA?= =?iso-8859-1?Q?yG8G4xy+ZPLf/KxXFT7uiM4uR6WXzYG+WBwo4h1MGiytY06noDLVz6FgWB?= =?iso-8859-1?Q?LDW1nFg8jG1Oaw3tLptz+yEQEgVKlUWyKhtY+hr4ptnawxOn3myBBVjirS?= =?iso-8859-1?Q?+W70FEfLNljJQrn2c4v4dft4I2CHF6U1sRNK9JlOWJBGaPNXICYQUtnLjs?= =?iso-8859-1?Q?ht4kOMThfFMY6L3TpCSO2IkcqKzKmWGRnOKmTrzo0QUhpbooGHkn0NCDKM?= =?iso-8859-1?Q?aRCAsJsqJGTpTLVbTiNPZpHN+Ea499FBNGf3TQ7cllI/cXkHpDfnlOD/LY?= =?iso-8859-1?Q?4zVMicvh2g47ln1hf9SpsV9UsU/cIEIjTRDXkam17+ywtDzPW9cBGlcn2C?= =?iso-8859-1?Q?4VAczdpzKDotLk0ijvOhdt3YlzU3vO8F1bcYndNFI5KxSAwzaKJ97x+zwX?= =?iso-8859-1?Q?htoqK2b5y3qJZov72KQ=3D?= X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: PH7PR84MB1885.NAMPRD84.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-Network-Message-Id: b3f541e3-f1cf-4d0c-9ddd-08d9d2b51a2d X-MS-Exchange-CrossTenant-originalarrivaltime: 08 Jan 2022 14:42:31.8172 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 105b2061-b669-4b31-92ac-24d304d195dc X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: Ls/d4mx8fuKSB9jg5y6d7FLxBXXksztGbaEFdJ25YCHbWYlSn03ix5UNfoHnGl+JtKZnwQk6r5wPuXnMsPTynw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR84MB2080 X-OriginatorOrg: hpe.com X-Proofpoint-ORIG-GUID: wTXsPGvAWtSmHuORRNnMz5uwpZCtFBKH X-Proofpoint-GUID: wTXsPGvAWtSmHuORRNnMz5uwpZCtFBKH X-Proofpoint-UnRewURL: 12 URL's were un-rewritten MIME-Version: 1.0 X-HPE-SCL: -1 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.790,Hydra:6.0.425,FMLib:17.11.62.513 definitions=2022-01-08_04,2022-01-07_01,2021-12-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 mlxlogscore=999 clxscore=1015 bulkscore=0 malwarescore=0 suspectscore=0 phishscore=0 mlxscore=0 impostorscore=0 spamscore=0 adultscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2110150000 definitions=main-2201080115 Content-Language: en-US Content-Type: multipart/alternative; boundary="_000_PH7PR84MB18854DD68976887483D67172FF4E9PH7PR84MB1885NAMP_" --_000_PH7PR84MB18854DD68976887483D67172FF4E9PH7PR84MB1885NAMP_ Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable BTW, edk2 core CI is passed at here: https://github.com/tianocore/edk2/pull/2298 [https://opengraph.githubassets.com/0154545288e84d91872ff1b975551f8b10a1207= 4982d5ae16610907e3c10945e/tianocore/edk2/pull/2298] Risc v migration edk2 pr by changab =B7 Pull Request #2298 =B7 tianocore/ed= k2 EDK II. Contribute to tianocore/edk2 development by creating an account on = GitHub. github.com ________________________________ From: devel@edk2.groups.io on behalf of Abner Chang = Sent: Saturday, January 8, 2022 10:25 AM To: devel@edk2.groups.io Cc: Chang, Abner (HPS SW/FW Technologist) ; Sean Broga= n ; Bret Barkelew ;= Michael D Kinney ; Leif Lindholm ; Liming Gao ; Schaefer, Daniel (ROM Janito= r) ; Sunil V L Subject: [edk2-devel] [PATCH 00/79] Migration of RiscV*Pkg This is the migration of RISC-V related packages from edk2-platforms repo t= o edk2 repo, as the RISC-V edk2 port is getting mature and the demands of RIS= C-V edk2 port is increasing. RiscVVirtPKg is the next RISC-V edk2 package to upstream to edk2 repo, which is built base on edk2 RiscVPkg and RiscVPlatfo= rmPkg for RISC-V QEMU port. The edk2 port drivers for RISC-V processor, periphera= ls, and the implemetation of industry standards (such as UEFI/ACPI/RISC-V related specs) are also emulated base on RisVVirtPkg. * Patches you can ignore: Commit/Patch ca3c581e(1/79)-d3f147c4(61/79) are originally located in edk2-platforms repo. Those patches had been reviewed and the commit messa= ge are all preserved for the migration. *- Patches require review: 1. Commit/Patch 9aad8c35(62/79) and b284fa42(63/79) are the changes to r= ename RISC-V PlatformPkg and ProcessorPkg to RiscVPlatformPkg and RiscVPkg. 2. Commit/Patch 6955062e(64/79) and a786bc26(65/79) are build error fixe= s. 3. Commit/Patch c1fe0fe9(66/79) addes a git submodule for RISC-V OpenSBI= . 4. The rest of patches are the fixes for edk2 Core CI. The patches for edk2 core CI fixes are created base on the CI test it= ems but not base on the package owner or module, because those changes ar= e all belong to RiscV*Pkg for CI issues and have no functional changes. Signed-off-by: Abner Chang Cc: Sean Brogan Cc: Bret Barkelew Cc: Michael D Kinney Cc: Leif Lindholm Cc: Liming Gao Cc: Daniel Schaefer Cc: Sunil V L Abner Chang (65): ProcessorPkg/Include: Add header files of RISC-V processor package ProcessorPkg/Library: RISC-V CPU library ProcessorPkg/Library: Add RISC-V exception library ProcessorPkg/Library: Add RISC-V timer library ProcessorPkg/RiscVOpensbLib: Add opensbi submodule ProcessorPkg/Library: Add RiscVOpensbiLib ProcessorPkg/Library: RISC-V PEI Service Table Pointer library ProcessorPkg/CpuDxe: Add RISC-V CPU DXE driver. ProcessorPkg/SmbiosDxe: Generic SMBIOS DXE driver for RISC-V platforms. ProcesorPkg/Library: NULL instance of RISC-V platform timer library. RISC-V/ProcessorPkg: RISC-V package. PlatformPkg/Library: RISC-V Platform Temporary Memory library PlatformPkg/Library: Add FirmwareContextProcessorSpecificLib module PlatformPkg/Library: NULL instance of RiscVOpensbiPlatformLib PlatformPkg/Library: NULL instance of PlatformMemoryTestLib PlatformPkg/Library: NULL instance of PlatformUpdateProgressLib PlatformPkg/Library: Platform Boot Manager library. PlatformPkg/SecMain: RISC-V SecMain module. PlatformPkg: Add RiscVPlatformPkg RISC-V/PlatformPkg: Revise Readme.md Silicon/SiFive: Handle case of NULL FirmwareContext Silicon/RISC-V: Update old SMBIOS struct filed name U5SeriesPkg: Deduplicate PlatformPei RISC-V: Split SMBIOS out of PlatformPei RISC-V: Use U5 SMBIOS library only for those platforms Silicon/RISC-V: Introduce FirmwareContext library Silicon/RISC-V: PeiServiceTableLib uses RiscVFirmwareContextLib RISC-V/PlatformPkg: Add FdtPeim to pass DTB from PEI to DXE via HOB RISC-V/PlatformPkg: Fixup FDT from HOB and install into config table RISC-V: Switch to latest OpenSBI RISC-V: Implement ResetSystem RT call Move OpenSbiPlatformLib to RISC-V/PlatformPkg RISC-V/PlatformPkg: Update document RISC-V: Add RISC-V PeiCoreEntryPoint library RISC-V: Create opensbi firmware domains RISC-V: Use RISC-V PeiCoreEntryPoint library Platform/RISC-V: Add library to get PPI descriptor Platform/RISC-V: Use PlatformSecPpiLib Platform/RISC-V: Add NULL library instance of RiscVSpecialPlatformLib Platform/RISC-V: Remove platform dependency from common platform lib Platform/RISC-V: Remove Null instance of OpensbiPlatformLibNull RiscVPlatformPkg/Sec: Initial hart_index2Id array RiscVPlatformPkg/OpensbiPlatformLib: Remove platform code RiscVPlatformPkg/RiscVSpecialPlatformLib: Rename module name RiscVPkg: Update opensbi library RiscVPlatformPkg/Sec: Check Cold/Warm hart RiscVPlatformPkg/Sec: Add more comments to Secmain.c RiscV/ProcessorPkg: Create read mtime CSR library instances RiscV/ProcessorPkg: Use mtime CSR library RISC-V/PlatformPkg: Updates for the latest OpenSBI PlatformPkg/Sec: Separate EDK2 Opensbi platform hook. RISC-V/PlatformPkg: Determine hart number from DTB Silicon/RISC-V: Add PciCpuIoDxe driver Platform/RISC-V: Add debug message to SecMain.c Platform/RISC-V: Initialize variable to zero RiscVPlatformPkg: Rename PlatformPkg to RiscVPlatformPkg RiscVPkg: Rename ProcessorPkg to RiscVPkg RiscVPkg: Fix build fail on RiscVPkg package RiscVPkg/PlatformPei: Fix the build error edk2:.gitmodules RiscVPlatformPkg: Address Core CI ECC errors. RiscVPkg: Address Core CI ECC errors. edk2: RiscVPlatformPkg Core CI YAML file edk2: RiscVPkg Core CI YAML file edk2: Enable Core CI on RiscV*Pkg Dandan Bi (2): Platform/RISC-V: Consume MdeLibs.dsc.inc for RegisterFilterLib Silicon/RISC_V: Consume MdeLibs.dsc.inc for RegisterFilterLib Daniel Schaefer (4): ProcessorPkg/Library: Add RiscVEdk2SbiLib RISC-V/CpuDxe: Ignore set memory attributes failure Signal EndOfDxe in boot manager RISC-V/PlatformPkg: Build DeviceTree and use that in SEC changab (8): RiscVPlatformVPkg: Address Core CI Spelling errors. RiscVPlatformVPkg: Address Core CI package dependency check errors RiscVPlatformVPkg: Address Core CI license check errors. RiscVPlatformVPkg: Address Core CI library header check errors RiscVPlatformVPkg: Address Core CI Uncrustify errors RiscVPkg: Address Core CI library header check errors RiscVPkg: Address Core CI Spelling errors. RiscVPkg: Address Core CI Uncrustify errors RiscVPkg/RiscVPkg.dec | 50 + RiscVPlatformPkg/RiscVPlatformPkg.dec | 94 + RiscVPkg/RiscVPkg.dsc | 109 + RiscVPlatformPkg/RiscVPlatformPkg.dsc | 95 + .../PeiServicesTablePointerLibOpenSbi.inf | 39 + RiscVPkg/Library/RiscVCpuLib/RiscVCpuLib.inf | 34 + .../RiscVEdk2SbiLib/RiscVEdk2SbiLib.inf | 28 + .../CpuExceptionHandlerDxeLib.inf | 43 + .../RiscVFirmwareContextSbiLib.inf | 34 + .../RiscVFirmwareContextSscratchLib.inf | 33 + .../RiscVFirmwareContextStvecLib.inf | 34 + .../RiscVOpensbiLib/RiscVOpensbiLib.inf | 89 + .../RiscVPlatformTimerLib.inf | 35 + .../EmulatedMachineModeTimerLib.inf | 34 + .../MachineModeTimerLib.inf | 38 + .../RiscVTimerLib/BaseRiscVTimerLib.inf | 35 + RiscVPkg/Universal/CpuDxe/CpuDxe.inf | 49 + RiscVPkg/Universal/FdtDxe/FdtDxe.inf | 53 + .../Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.inf | 47 + .../Universal/SmbiosDxe/RiscVSmbiosDxe.inf | 55 + .../Edk2OpensbiPlatformWrapperLib.inf | 44 + .../FirmwareContextProcessorSpecificLib.inf | 31 + .../OpensbiPlatformLib/OpensbiPlatformLib.inf | 50 + .../PeiCoreEntryPoint/PeiCoreEntryPoint.inf | 36 + .../PeiCoreInfoHobLib.inf | 43 + .../PlatformBootManagerLib.inf | 55 + .../PlatformMemoryTestLibNull.inf | 27 + .../PlatformSecPpiLibNull.inf | 32 + .../PlatformUpdateProgressLibNull.inf | 28 + .../Library/ResetSystemLib/ResetSystemLib.inf | 32 + .../RiscVPlatformTempMemoryInitLibNull.inf | 38 + .../RiscVSpecialPlatformLibNull.inf | 36 + .../Universal/FdtPeim/FdtPeim.inf | 46 + .../Universal/Pei/PlatformPei/PlatformPei.inf | 66 + RiscVPlatformPkg/Universal/Sec/SecMain.inf | 79 + RiscVPkg/Include/IndustryStandard/RiscV.h | 162 ++ .../Include/IndustryStandard/RiscVOpensbi.h | 62 + .../Include/Library/MachineModeTimerLib.h | 17 + RiscVPkg/Include/Library/RiscVCpuLib.h | 118 + RiscVPkg/Include/Library/RiscVEdk2SbiLib.h | 596 +++++ .../Include/Library/RiscVFirmwareContextLib.h | 43 + .../Include/Library/RiscVPlatformTimerLib.h | 25 + RiscVPkg/Include/OpensbiTypes.h | 82 + RiscVPkg/Include/ProcessorSpecificHobData.h | 97 + RiscVPkg/Include/RiscVImpl.h | 87 + .../Include/SmbiosProcessorSpecificData.h | 57 + .../CpuExceptionHandlerLib.h | 110 + RiscVPkg/Universal/CpuDxe/CpuDxe.h | 198 ++ RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.h | 22 + .../Library/Edk2OpensbiPlatformWrapperLib.h | 16 + .../FirmwareContextProcessorSpecificLib.h | 54 + .../Include/Library/PlatformSecPpiLib.h | 24 + .../Library/RiscVPlatformTempMemoryInitLib.h | 29 + .../Include/Library/RiscVSpecialPlatformLib.h | 20 + .../PlatformBootManager.h | 109 + .../Universal/Pei/PlatformPei/Platform.h | 97 + RiscVPlatformPkg/Universal/Sec/SecMain.h | 64 + .../PeiServicesTablePointerOpenSbi.c | 119 + .../Library/RiscVEdk2SbiLib/RiscVEdk2SbiLib.c | 1016 +++++++++ .../CpuExceptionHandlerLib.c | 194 ++ .../RiscVFirmwareContextSbiLib.c | 51 + .../RiscVFirmwareContextSscratchLib.c | 48 + .../RiscVFirmwareContextStvecLib.c | 48 + .../Library/RiscVTimerLib/RiscVTimerLib.c | 199 ++ RiscVPkg/Universal/CpuDxe/CpuDxe.c | 310 +++ RiscVPkg/Universal/FdtDxe/FdtDxe.c | 134 ++ .../Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.c | 557 +++++ RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.c | 350 +++ .../Edk2OpensbiPlatformWrapperLib.c | 554 +++++ .../FirmwareContextProcessorSpecificLib.c | 123 ++ .../OpensbiPlatformLib/OpensbiPlatform.c | 270 +++ .../PeiCoreEntryPoint/PeiCoreEntryPoint.c | 106 + .../PeiCoreInfoHobLibNull/CoreInfoHob.c | 36 + .../PlatformBootManager.c | 257 +++ .../PlatformBootManagerLib/PlatformData.c | 53 + .../PlatformMemoryTestLibNull.c | 29 + .../PlatformSecPpiLibNull/PlatformSecPpiLib.c | 27 + .../PlatformUpdateProgressLibNull.c | 53 + .../Library/ResetSystemLib/ResetSystemLib.c | 128 ++ .../RiscVSpecialPlatformLib.c | 19 + RiscVPlatformPkg/Universal/FdtPeim/FdtPeim.c | 73 + .../Universal/Pei/PlatformPei/Fv.c | 54 + .../Universal/Pei/PlatformPei/MemDetect.c | 80 + .../Universal/Pei/PlatformPei/Platform.c | 365 ++++ RiscVPlatformPkg/Universal/Sec/SecMain.c | 733 +++++++ RiscVPlatformPkg/Readme.md | 224 ++ .../templates/pr-gate-build-job.yml | 3 + .gitmodules | 3 + .pytool/CISettings.py | 6 +- .../PeiServicesTablePointerLibOpenSbi.uni | 16 + RiscVPkg/Library/RiscVCpuLib/Cpu.S | 143 ++ .../CpuExceptionHandlerLib.uni | 13 + .../RiscVExceptionLib/SupervisorTrapHandler.S | 112 + RiscVPkg/Library/RiscVOpensbiLib/opensbi | 1 + .../RiscVPlatformTimerLibNull.S | 40 + .../EmulatedMachineModeTimerLib.S | 24 + .../MachineModeTimerLib/MachineModeTimerLib.S | 25 + RiscVPkg/RiscVPkg.ci.yaml | 151 ++ RiscVPkg/RiscVPkg.uni | 29 + RiscVPkg/RiscVPkgExtra.uni | 13 + RiscVPkg/Universal/CpuDxe/CpuDxe.uni | 13 + RiscVPkg/Universal/CpuDxe/CpuDxeExtra.uni | 14 + .../Universal/SmbiosDxe/RiscVSmbiosDxe.uni | 12 + .../SmbiosDxe/RiscVSmbiosDxeExtra.uni | 13 + .../Documents/Media/RiscVEdk2BootProcess.svg | 1928 +++++++++++++++++ .../Documents/Media/RiscVEdk2FwDomain.svg | 1290 +++++++++++ .../PeiCoreEntryPoint/PeiCoreEntryPoint.uni | 14 + .../PlatformBootManagerLib/Strings.uni | 28 + .../Riscv64/TempMemInit.S | 26 + RiscVPlatformPkg/RiscVPlatformPkg.ci.yaml | 122 ++ RiscVPlatformPkg/RiscVPlatformPkg.uni | 84 + RiscVPlatformPkg/RiscVPlatformPkgExtra.uni | 12 + .../Universal/Sec/Riscv64/SecEntry.S | 579 +++++ 113 files changed, 14683 insertions(+), 1 deletion(-) create mode 100644 RiscVPkg/RiscVPkg.dec create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.dec create mode 100644 RiscVPkg/RiscVPkg.dsc create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.dsc create mode 100644 RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi/PeiS= ervicesTablePointerLibOpenSbi.inf create mode 100644 RiscVPkg/Library/RiscVCpuLib/RiscVCpuLib.inf create mode 100644 RiscVPkg/Library/RiscVEdk2SbiLib/RiscVEdk2SbiLib.inf create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerD= xeLib.inf create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSbiLib/RiscVFirmwa= reContextSbiLib.inf create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSscratchLib/RiscVF= irmwareContextSscratchLib.inf create mode 100644 RiscVPkg/Library/RiscVFirmwareContextStvecLib/RiscVFirm= wareContextStvecLib.inf create mode 100644 RiscVPkg/Library/RiscVOpensbiLib/RiscVOpensbiLib.inf create mode 100644 RiscVPkg/Library/RiscVPlatformTimerLibNull/RiscVPlatfor= mTimerLib.inf create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/EmulatedMach= ineModeTimerLib/EmulatedMachineModeTimerLib.inf create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/MachineModeT= imerLib/MachineModeTimerLib.inf create mode 100644 RiscVPkg/Library/RiscVTimerLib/BaseRiscVTimerLib.inf create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.inf create mode 100644 RiscVPkg/Universal/FdtDxe/FdtDxe.inf create mode 100644 RiscVPkg/Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.inf create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.inf create mode 100644 RiscVPlatformPkg/Library/Edk2OpensbiPlatformWrapperLib/= Edk2OpensbiPlatformWrapperLib.inf create mode 100644 RiscVPlatformPkg/Library/FirmwareContextProcessorSpecif= icLib/FirmwareContextProcessorSpecificLib.inf create mode 100644 RiscVPlatformPkg/Library/OpensbiPlatformLib/OpensbiPlat= formLib.inf create mode 100644 RiscVPlatformPkg/Library/PeiCoreEntryPoint/PeiCoreEntry= Point.inf create mode 100644 RiscVPlatformPkg/Library/PeiCoreInfoHobLibNull/PeiCoreI= nfoHobLib.inf create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/Platfor= mBootManagerLib.inf create mode 100644 RiscVPlatformPkg/Library/PlatformMemoryTestLibNull/Plat= formMemoryTestLibNull.inf create mode 100644 RiscVPlatformPkg/Library/PlatformSecPpiLibNull/Platform= SecPpiLibNull.inf create mode 100644 RiscVPlatformPkg/Library/PlatformUpdateProgressLibNull/= PlatformUpdateProgressLibNull.inf create mode 100644 RiscVPlatformPkg/Library/ResetSystemLib/ResetSystemLib.= inf create mode 100644 RiscVPlatformPkg/Library/RiscVPlatformTempMemoryInitLib= Null/RiscVPlatformTempMemoryInitLibNull.inf create mode 100644 RiscVPlatformPkg/Library/RiscVSpecialPlatformLibNull/Ri= scVSpecialPlatformLibNull.inf create mode 100644 RiscVPlatformPkg/Universal/FdtPeim/FdtPeim.inf create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/PlatformPei.= inf create mode 100644 RiscVPlatformPkg/Universal/Sec/SecMain.inf create mode 100644 RiscVPkg/Include/IndustryStandard/RiscV.h create mode 100644 RiscVPkg/Include/IndustryStandard/RiscVOpensbi.h create mode 100644 RiscVPkg/Include/Library/MachineModeTimerLib.h create mode 100644 RiscVPkg/Include/Library/RiscVCpuLib.h create mode 100644 RiscVPkg/Include/Library/RiscVEdk2SbiLib.h create mode 100644 RiscVPkg/Include/Library/RiscVFirmwareContextLib.h create mode 100644 RiscVPkg/Include/Library/RiscVPlatformTimerLib.h create mode 100644 RiscVPkg/Include/OpensbiTypes.h create mode 100644 RiscVPkg/Include/ProcessorSpecificHobData.h create mode 100644 RiscVPkg/Include/RiscVImpl.h create mode 100644 RiscVPkg/Include/SmbiosProcessorSpecificData.h create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerL= ib.h create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.h create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.h create mode 100644 RiscVPlatformPkg/Include/Library/Edk2OpensbiPlatformWra= pperLib.h create mode 100644 RiscVPlatformPkg/Include/Library/FirmwareContextProcess= orSpecificLib.h create mode 100644 RiscVPlatformPkg/Include/Library/PlatformSecPpiLib.h create mode 100644 RiscVPlatformPkg/Include/Library/RiscVPlatformTempMemor= yInitLib.h create mode 100644 RiscVPlatformPkg/Include/Library/RiscVSpecialPlatformLi= b.h create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/Platfor= mBootManager.h create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/Platform.h create mode 100644 RiscVPlatformPkg/Universal/Sec/SecMain.h create mode 100644 RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi/PeiS= ervicesTablePointerOpenSbi.c create mode 100644 RiscVPkg/Library/RiscVEdk2SbiLib/RiscVEdk2SbiLib.c create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerL= ib.c create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSbiLib/RiscVFirmwa= reContextSbiLib.c create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSscratchLib/RiscVF= irmwareContextSscratchLib.c create mode 100644 RiscVPkg/Library/RiscVFirmwareContextStvecLib/RiscVFirm= wareContextStvecLib.c create mode 100644 RiscVPkg/Library/RiscVTimerLib/RiscVTimerLib.c create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.c create mode 100644 RiscVPkg/Universal/FdtDxe/FdtDxe.c create mode 100644 RiscVPkg/Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.c create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.c create mode 100644 RiscVPlatformPkg/Library/Edk2OpensbiPlatformWrapperLib/= Edk2OpensbiPlatformWrapperLib.c create mode 100644 RiscVPlatformPkg/Library/FirmwareContextProcessorSpecif= icLib/FirmwareContextProcessorSpecificLib.c create mode 100644 RiscVPlatformPkg/Library/OpensbiPlatformLib/OpensbiPlat= form.c create mode 100644 RiscVPlatformPkg/Library/PeiCoreEntryPoint/PeiCoreEntry= Point.c create mode 100644 RiscVPlatformPkg/Library/PeiCoreInfoHobLibNull/CoreInfo= Hob.c create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/Platfor= mBootManager.c create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/Platfor= mData.c create mode 100644 RiscVPlatformPkg/Library/PlatformMemoryTestLibNull/Plat= formMemoryTestLibNull.c create mode 100644 RiscVPlatformPkg/Library/PlatformSecPpiLibNull/Platform= SecPpiLib.c create mode 100644 RiscVPlatformPkg/Library/PlatformUpdateProgressLibNull/= PlatformUpdateProgressLibNull.c create mode 100644 RiscVPlatformPkg/Library/ResetSystemLib/ResetSystemLib.= c create mode 100644 RiscVPlatformPkg/Library/RiscVSpecialPlatformLibNull/Ri= scVSpecialPlatformLib.c create mode 100644 RiscVPlatformPkg/Universal/FdtPeim/FdtPeim.c create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/Fv.c create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/MemDetect.c create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/Platform.c create mode 100644 RiscVPlatformPkg/Universal/Sec/SecMain.c create mode 100644 RiscVPlatformPkg/Readme.md create mode 100644 RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi/PeiS= ervicesTablePointerLibOpenSbi.uni create mode 100644 RiscVPkg/Library/RiscVCpuLib/Cpu.S create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHandlerL= ib.uni create mode 100644 RiscVPkg/Library/RiscVExceptionLib/SupervisorTrapHandle= r.S create mode 160000 RiscVPkg/Library/RiscVOpensbiLib/opensbi create mode 100644 RiscVPkg/Library/RiscVPlatformTimerLibNull/RiscVPlatfor= mTimerLibNull.S create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/EmulatedMach= ineModeTimerLib/EmulatedMachineModeTimerLib.S create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/MachineModeT= imerLib/MachineModeTimerLib.S create mode 100644 RiscVPkg/RiscVPkg.ci.yaml create mode 100644 RiscVPkg/RiscVPkg.uni create mode 100644 RiscVPkg/RiscVPkgExtra.uni create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.uni create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxeExtra.uni create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.uni create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxeExtra.uni create mode 100644 RiscVPlatformPkg/Documents/Media/RiscVEdk2BootProcess.s= vg create mode 100644 RiscVPlatformPkg/Documents/Media/RiscVEdk2FwDomain.svg create mode 100644 RiscVPlatformPkg/Library/PeiCoreEntryPoint/PeiCoreEntry= Point.uni create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/Strings= .uni create mode 100644 RiscVPlatformPkg/Library/RiscVPlatformTempMemoryInitLib= Null/Riscv64/TempMemInit.S create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.ci.yaml create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.uni create mode 100644 RiscVPlatformPkg/RiscVPlatformPkgExtra.uni create mode 100644 RiscVPlatformPkg/Universal/Sec/Riscv64/SecEntry.S -- 2.31.1 --_000_PH7PR84MB18854DD68976887483D67172FF4E9PH7PR84MB1885NAMP_ Content-Type: text/html; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable
BTW, edk2 core CI is passed at here:

3D""
EDK II. Contribute to tianocore/edk2 development by creating an account on = GitHub.
github.com



From: devel@edk2.groups.i= o <devel@edk2.groups.io> on behalf of Abner Chang <abner.chang@hpe= .com>
Sent: Saturday, January 8, 2022 10:25 AM
To: devel@edk2.groups.io <devel@edk2.groups.io>
Cc: Chang, Abner (HPS SW/FW Technologist) <abner.chang@hpe.com>= ;; Sean Brogan <sean.brogan@microsoft.com>; Bret Barkelew <Bret.Ba= rkelew@microsoft.com>; Michael D Kinney <michael.d.kinney@intel.com&g= t;; Leif Lindholm <leif@nuviainc.com>; Liming Gao <gaoliming@byoso= ft.com.cn>; Schaefer, Daniel (ROM Janitor) <daniel.schaefer@hpe.com>; Sunil V L = <sunilvl@ventanamicro.com>
Subject: [edk2-devel] [PATCH 00/79] Migration of RiscV*Pkg
 
This is the migration of RISC-V related packages f= rom edk2-platforms repo to
edk2 repo, as the RISC-V edk2 port is getting mature and the demands of RIS= C-V
edk2 port is increasing. RiscVVirtPKg is the next RISC-V edk2 package to upstream to edk2 repo, which is built base on edk2 RiscVPkg and RiscVPlatfo= rmPkg
for RISC-V QEMU port. The edk2 port drivers for RISC-V processor, periphera= ls,
and the implemetation of industry standards (such as UEFI/ACPI/RISC-V
related specs) are also emulated base on RisVVirtPkg.

* Patches you can ignore:
  Commit/Patch ca3c581e(1/79)-d3f147c4(61/79) are originally located i= n
  edk2-platforms repo. Those patches had been reviewed and the commit = message
  are all preserved for the migration.

*- Patches require review:
   1. Commit/Patch 9aad8c35(62/79) and b284fa42(63/79) are the ch= anges to rename
      RISC-V PlatformPkg and ProcessorPkg to RiscV= PlatformPkg and RiscVPkg.
   2. Commit/Patch 6955062e(64/79) and a786bc26(65/79) are build = error fixes.
   3. Commit/Patch c1fe0fe9(66/79) addes a git submodule for RISC= -V OpenSBI.
   4. The rest of patches are the fixes for edk2 Core CI.
      The patches for edk2 core CI fixes are creat= ed base on the CI test items
      but not base on the package owner or module,= because those changes are all
      belong to RiscV*Pkg for CI issues and have n= o functional changes.

Signed-off-by: Abner Chang <abner.chang@hpe.com>
Cc: Sean Brogan <sean.brogan@microsoft.com>
Cc: Bret Barkelew <Bret.Barkelew@microsoft.com>
Cc: Michael D Kinney <michael.d.kinney@intel.com>
Cc: Leif Lindholm <leif@nuviainc.com>
Cc: Liming Gao <gaoliming@byosoft.com.cn>
Cc: Daniel Schaefer <daniel.schaefer@hpe.com>
Cc: Sunil V L <sunilvl@ventanamicro.com>

Abner Chang (65):
  ProcessorPkg/Include: Add header files of RISC-V processor package   ProcessorPkg/Library: RISC-V CPU library
  ProcessorPkg/Library: Add RISC-V exception library
  ProcessorPkg/Library: Add RISC-V timer library
  ProcessorPkg/RiscVOpensbLib: Add opensbi submodule
  ProcessorPkg/Library: Add RiscVOpensbiLib
  ProcessorPkg/Library: RISC-V PEI Service Table Pointer library
  ProcessorPkg/CpuDxe: Add RISC-V CPU DXE driver.
  ProcessorPkg/SmbiosDxe: Generic SMBIOS DXE driver for RISC-V
    platforms.
  ProcesorPkg/Library: NULL instance of RISC-V platform timer library.=
  RISC-V/ProcessorPkg: RISC-V package.
  PlatformPkg/Library: RISC-V Platform Temporary Memory library
  PlatformPkg/Library: Add FirmwareContextProcessorSpecificLib module<= br>   PlatformPkg/Library: NULL instance of RiscVOpensbiPlatformLib
  PlatformPkg/Library: NULL instance of PlatformMemoryTestLib
  PlatformPkg/Library: NULL instance of PlatformUpdateProgressLib
  PlatformPkg/Library: Platform Boot Manager library.
  PlatformPkg/SecMain: RISC-V SecMain module.
  PlatformPkg: Add RiscVPlatformPkg
  RISC-V/PlatformPkg: Revise Readme.md
  Silicon/SiFive: Handle case of NULL FirmwareContext
  Silicon/RISC-V: Update old SMBIOS struct filed name
  U5SeriesPkg: Deduplicate PlatformPei
  RISC-V: Split SMBIOS out of PlatformPei
  RISC-V: Use U5 SMBIOS library only for those platforms
  Silicon/RISC-V: Introduce FirmwareContext library
  Silicon/RISC-V: PeiServiceTableLib uses RiscVFirmwareContextLib
  RISC-V/PlatformPkg: Add FdtPeim to pass DTB from PEI to DXE via HOB<= br>   RISC-V/PlatformPkg: Fixup FDT from HOB and install into config table=
  RISC-V: Switch to latest OpenSBI
  RISC-V: Implement ResetSystem RT call
  Move OpenSbiPlatformLib to RISC-V/PlatformPkg
  RISC-V/PlatformPkg: Update document
  RISC-V: Add RISC-V PeiCoreEntryPoint library
  RISC-V: Create opensbi firmware domains
  RISC-V: Use RISC-V PeiCoreEntryPoint library
  Platform/RISC-V: Add library to get PPI descriptor
  Platform/RISC-V: Use PlatformSecPpiLib
  Platform/RISC-V: Add NULL library instance of RiscVSpecialPlatformLi= b
  Platform/RISC-V: Remove platform dependency from common platform lib=
  Platform/RISC-V: Remove Null instance of OpensbiPlatformLibNull
  RiscVPlatformPkg/Sec: Initial hart_index2Id array
  RiscVPlatformPkg/OpensbiPlatformLib: Remove platform code
  RiscVPlatformPkg/RiscVSpecialPlatformLib: Rename module name
  RiscVPkg: Update opensbi library
  RiscVPlatformPkg/Sec: Check Cold/Warm hart
  RiscVPlatformPkg/Sec: Add more comments to Secmain.c
  RiscV/ProcessorPkg: Create read mtime CSR library instances
  RiscV/ProcessorPkg: Use mtime CSR library
  RISC-V/PlatformPkg: Updates for the latest OpenSBI
  PlatformPkg/Sec: Separate EDK2 Opensbi platform hook.
  RISC-V/PlatformPkg: Determine hart number from DTB
  Silicon/RISC-V: Add PciCpuIoDxe driver
  Platform/RISC-V: Add debug message to SecMain.c
  Platform/RISC-V: Initialize variable to zero
  RiscVPlatformPkg: Rename PlatformPkg to RiscVPlatformPkg
  RiscVPkg: Rename ProcessorPkg to RiscVPkg
  RiscVPkg: Fix build fail on RiscVPkg package
  RiscVPkg/PlatformPei: Fix the build error
  edk2:.gitmodules
  RiscVPlatformPkg: Address Core CI ECC errors.
  RiscVPkg: Address Core CI ECC errors.
  edk2: RiscVPlatformPkg Core CI YAML file
  edk2: RiscVPkg Core CI YAML file
  edk2: Enable Core CI on RiscV*Pkg

Dandan Bi (2):
  Platform/RISC-V: Consume MdeLibs.dsc.inc for RegisterFilterLib
  Silicon/RISC_V: Consume MdeLibs.dsc.inc for RegisterFilterLib

Daniel Schaefer (4):
  ProcessorPkg/Library: Add RiscVEdk2SbiLib
  RISC-V/CpuDxe: Ignore set memory attributes failure
  Signal EndOfDxe in boot manager
  RISC-V/PlatformPkg: Build DeviceTree and use that in SEC

changab (8):
  RiscVPlatformVPkg: Address Core CI Spelling errors.
  RiscVPlatformVPkg: Address Core CI package dependency check errors   RiscVPlatformVPkg: Address Core CI license check errors.
  RiscVPlatformVPkg: Address Core CI library header check errors
  RiscVPlatformVPkg: Address Core CI Uncrustify errors
  RiscVPkg: Address Core CI library header check errors
  RiscVPkg: Address Core CI Spelling errors.
  RiscVPkg: Address Core CI Uncrustify errors

 RiscVPkg/RiscVPkg.dec        =             &nb= sp;    |   50 +
 RiscVPlatformPkg/RiscVPlatformPkg.dec     &n= bsp;   |   94 +
 RiscVPkg/RiscVPkg.dsc        =             &nb= sp;    |  109 +
 RiscVPlatformPkg/RiscVPlatformPkg.dsc     &n= bsp;   |   95 +
 .../PeiServicesTablePointerLibOpenSbi.inf     |&n= bsp;  39 +
 RiscVPkg/Library/RiscVCpuLib/RiscVCpuLib.inf  |   34 +=
 .../RiscVEdk2SbiLib/RiscVEdk2SbiLib.inf     =   |   28 +
 .../CpuExceptionHandlerDxeLib.inf      =        |   43 +
 .../RiscVFirmwareContextSbiLib.inf      = ;      |   34 +
 .../RiscVFirmwareContextSscratchLib.inf     =   |   33 +
 .../RiscVFirmwareContextStvecLib.inf     &nb= sp;    |   34 +
 .../RiscVOpensbiLib/RiscVOpensbiLib.inf     =   |   89 +
 .../RiscVPlatformTimerLib.inf      &nbs= p;          |   35 +=
 .../EmulatedMachineModeTimerLib.inf     &nbs= p;     |   34 +
 .../MachineModeTimerLib.inf       =             | &= nbsp; 38 +
 .../RiscVTimerLib/BaseRiscVTimerLib.inf     =   |   35 +
 RiscVPkg/Universal/CpuDxe/CpuDxe.inf     &nb= sp;    |   49 +
 RiscVPkg/Universal/FdtDxe/FdtDxe.inf     &nb= sp;    |   53 +
 .../Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.inf   |  = 47 +
 .../Universal/SmbiosDxe/RiscVSmbiosDxe.inf    | &= nbsp; 55 +
 .../Edk2OpensbiPlatformWrapperLib.inf     &n= bsp;   |   44 +
 .../FirmwareContextProcessorSpecificLib.inf   |  = 31 +
 .../OpensbiPlatformLib/OpensbiPlatformLib.inf |   50 +
 .../PeiCoreEntryPoint/PeiCoreEntryPoint.inf   |  = 36 +
 .../PeiCoreInfoHobLib.inf       &n= bsp;            = ; |   43 +
 .../PlatformBootManagerLib.inf      &nb= sp;         |   55 +
 .../PlatformMemoryTestLibNull.inf      =        |   27 +
 .../PlatformSecPpiLibNull.inf      &nbs= p;          |   32 +=
 .../PlatformUpdateProgressLibNull.inf     &n= bsp;   |   28 +
 .../Library/ResetSystemLib/ResetSystemLib.inf |   32 +
 .../RiscVPlatformTempMemoryInitLibNull.inf    | &= nbsp; 38 +
 .../RiscVSpecialPlatformLibNull.inf     &nbs= p;     |   36 +
 .../Universal/FdtPeim/FdtPeim.inf      =        |   46 +
 .../Universal/Pei/PlatformPei/PlatformPei.inf |   66 +
 RiscVPlatformPkg/Universal/Sec/SecMain.inf    | &= nbsp; 79 +
 RiscVPkg/Include/IndustryStandard/RiscV.h     |&n= bsp; 162 ++
 .../Include/IndustryStandard/RiscVOpensbi.h   |  = 62 +
 .../Include/Library/MachineModeTimerLib.h     |&n= bsp;  17 +
 RiscVPkg/Include/Library/RiscVCpuLib.h     &= nbsp;  |  118 +
 RiscVPkg/Include/Library/RiscVEdk2SbiLib.h    |  = 596 +++++
 .../Include/Library/RiscVFirmwareContextLib.h |   43 +
 .../Include/Library/RiscVPlatformTimerLib.h   |  = 25 +
 RiscVPkg/Include/OpensbiTypes.h      &n= bsp;        |   82 +
 RiscVPkg/Include/ProcessorSpecificHobData.h   |  = 97 +
 RiscVPkg/Include/RiscVImpl.h       = ;           |  = 87 +
 .../Include/SmbiosProcessorSpecificData.h     |&n= bsp;  57 +
 .../CpuExceptionHandlerLib.h       = ;           |  110 +=
 RiscVPkg/Universal/CpuDxe/CpuDxe.h      = ;      |  198 ++
 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.h |   22 +
 .../Library/Edk2OpensbiPlatformWrapperLib.h   |  = 16 +
 .../FirmwareContextProcessorSpecificLib.h     |&n= bsp;  54 +
 .../Include/Library/PlatformSecPpiLib.h     =   |   24 +
 .../Library/RiscVPlatformTempMemoryInitLib.h  |   29 +=
 .../Include/Library/RiscVSpecialPlatformLib.h |   20 +
 .../PlatformBootManager.h       &n= bsp;            = ; |  109 +
 .../Universal/Pei/PlatformPei/Platform.h     = ; |   97 +
 RiscVPlatformPkg/Universal/Sec/SecMain.h     = ; |   64 +
 .../PeiServicesTablePointerOpenSbi.c     &nb= sp;    |  119 +
 .../Library/RiscVEdk2SbiLib/RiscVEdk2SbiLib.c | 1016 +++++++++
 .../CpuExceptionHandlerLib.c       = ;           |  194 += +
 .../RiscVFirmwareContextSbiLib.c      &= nbsp;       |   51 +
 .../RiscVFirmwareContextSscratchLib.c     &n= bsp;   |   48 +
 .../RiscVFirmwareContextStvecLib.c      = ;      |   48 +
 .../Library/RiscVTimerLib/RiscVTimerLib.c     |&n= bsp; 199 ++
 RiscVPkg/Universal/CpuDxe/CpuDxe.c      = ;      |  310 +++
 RiscVPkg/Universal/FdtDxe/FdtDxe.c      = ;      |  134 ++
 .../Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.c     |&n= bsp; 557 +++++
 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.c |  350 +++
 .../Edk2OpensbiPlatformWrapperLib.c     &nbs= p;     |  554 +++++
 .../FirmwareContextProcessorSpecificLib.c     |&n= bsp; 123 ++
 .../OpensbiPlatformLib/OpensbiPlatform.c     = ; |  270 +++
 .../PeiCoreEntryPoint/PeiCoreEntryPoint.c     |&n= bsp; 106 +
 .../PeiCoreInfoHobLibNull/CoreInfoHob.c     =   |   36 +
 .../PlatformBootManager.c       &n= bsp;            = ; |  257 +++
 .../PlatformBootManagerLib/PlatformData.c     |&n= bsp;  53 +
 .../PlatformMemoryTestLibNull.c      &n= bsp;        |   29 +
 .../PlatformSecPpiLibNull/PlatformSecPpiLib.c |   27 +
 .../PlatformUpdateProgressLibNull.c     &nbs= p;     |   53 +
 .../Library/ResetSystemLib/ResetSystemLib.c   |  128 += +
 .../RiscVSpecialPlatformLib.c      &nbs= p;          |   19 +=
 RiscVPlatformPkg/Universal/FdtPeim/FdtPeim.c  |   73 +=
 .../Universal/Pei/PlatformPei/Fv.c      = ;      |   54 +
 .../Universal/Pei/PlatformPei/MemDetect.c     |&n= bsp;  80 +
 .../Universal/Pei/PlatformPei/Platform.c     = ; |  365 ++++
 RiscVPlatformPkg/Universal/Sec/SecMain.c     = ; |  733 +++++++
 RiscVPlatformPkg/Readme.md       &= nbsp;            |&n= bsp; 224 ++
 .../templates/pr-gate-build-job.yml     &nbs= p;     |    3 +
 .gitmodules         &nbs= p;            &= nbsp;            |&n= bsp;   3 +
 .pytool/CISettings.py        =             &nb= sp;    |    6 +-
 .../PeiServicesTablePointerLibOpenSbi.uni     |&n= bsp;  16 +
 RiscVPkg/Library/RiscVCpuLib/Cpu.S      = ;      |  143 ++
 .../CpuExceptionHandlerLib.uni      &nb= sp;         |   13 +
 .../RiscVExceptionLib/SupervisorTrapHandler.S |  112 +
 RiscVPkg/Library/RiscVOpensbiLib/opensbi     = ; |    1 +
 .../RiscVPlatformTimerLibNull.S      &n= bsp;        |   40 +
 .../EmulatedMachineModeTimerLib.S      =        |   24 +
 .../MachineModeTimerLib/MachineModeTimerLib.S |   25 +
 RiscVPkg/RiscVPkg.ci.yaml       &n= bsp;            = ; |  151 ++
 RiscVPkg/RiscVPkg.uni        =             &nb= sp;    |   29 +
 RiscVPkg/RiscVPkgExtra.uni       &= nbsp;            |&n= bsp;  13 +
 RiscVPkg/Universal/CpuDxe/CpuDxe.uni     &nb= sp;    |   13 +
 RiscVPkg/Universal/CpuDxe/CpuDxeExtra.uni     |&n= bsp;  14 +
 .../Universal/SmbiosDxe/RiscVSmbiosDxe.uni    | &= nbsp; 12 +
 .../SmbiosDxe/RiscVSmbiosDxeExtra.uni     &n= bsp;   |   13 +
 .../Documents/Media/RiscVEdk2BootProcess.svg  | 1928 +++++++++++= ++++++
 .../Documents/Media/RiscVEdk2FwDomain.svg     | 1= 290 +++++++++++
 .../PeiCoreEntryPoint/PeiCoreEntryPoint.uni   |  = 14 +
 .../PlatformBootManagerLib/Strings.uni     &= nbsp;  |   28 +
 .../Riscv64/TempMemInit.S       &n= bsp;            = ; |   26 +
 RiscVPlatformPkg/RiscVPlatformPkg.ci.yaml     |&n= bsp; 122 ++
 RiscVPlatformPkg/RiscVPlatformPkg.uni     &n= bsp;   |   84 +
 RiscVPlatformPkg/RiscVPlatformPkgExtra.uni    | &= nbsp; 12 +
 .../Universal/Sec/Riscv64/SecEntry.S     &nb= sp;    |  579 +++++
 113 files changed, 14683 insertions(+), 1 deletion(-)
 create mode 100644 RiscVPkg/RiscVPkg.dec
 create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.dec
 create mode 100644 RiscVPkg/RiscVPkg.dsc
 create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.dsc
 create mode 100644 RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi= /PeiServicesTablePointerLibOpenSbi.inf
 create mode 100644 RiscVPkg/Library/RiscVCpuLib/RiscVCpuLib.inf
 create mode 100644 RiscVPkg/Library/RiscVEdk2SbiLib/RiscVEdk2SbiLib.i= nf
 create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHan= dlerDxeLib.inf
 create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSbiLib/RiscVF= irmwareContextSbiLib.inf
 create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSscratchLib/R= iscVFirmwareContextSscratchLib.inf
 create mode 100644 RiscVPkg/Library/RiscVFirmwareContextStvecLib/Risc= VFirmwareContextStvecLib.inf
 create mode 100644 RiscVPkg/Library/RiscVOpensbiLib/RiscVOpensbiLib.i= nf
 create mode 100644 RiscVPkg/Library/RiscVPlatformTimerLibNull/RiscVPl= atformTimerLib.inf
 create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/Emulate= dMachineModeTimerLib/EmulatedMachineModeTimerLib.inf
 create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/Machine= ModeTimerLib/MachineModeTimerLib.inf
 create mode 100644 RiscVPkg/Library/RiscVTimerLib/BaseRiscVTimerLib.i= nf
 create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.inf
 create mode 100644 RiscVPkg/Universal/FdtDxe/FdtDxe.inf
 create mode 100644 RiscVPkg/Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.inf  create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.inf  create mode 100644 RiscVPlatformPkg/Library/Edk2OpensbiPlatformWrappe= rLib/Edk2OpensbiPlatformWrapperLib.inf
 create mode 100644 RiscVPlatformPkg/Library/FirmwareContextProcessorS= pecificLib/FirmwareContextProcessorSpecificLib.inf
 create mode 100644 RiscVPlatformPkg/Library/OpensbiPlatformLib/Opensb= iPlatformLib.inf
 create mode 100644 RiscVPlatformPkg/Library/PeiCoreEntryPoint/PeiCore= EntryPoint.inf
 create mode 100644 RiscVPlatformPkg/Library/PeiCoreInfoHobLibNull/Pei= CoreInfoHobLib.inf
 create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/Pl= atformBootManagerLib.inf
 create mode 100644 RiscVPlatformPkg/Library/PlatformMemoryTestLibNull= /PlatformMemoryTestLibNull.inf
 create mode 100644 RiscVPlatformPkg/Library/PlatformSecPpiLibNull/Pla= tformSecPpiLibNull.inf
 create mode 100644 RiscVPlatformPkg/Library/PlatformUpdateProgressLib= Null/PlatformUpdateProgressLibNull.inf
 create mode 100644 RiscVPlatformPkg/Library/ResetSystemLib/ResetSyste= mLib.inf
 create mode 100644 RiscVPlatformPkg/Library/RiscVPlatformTempMemoryIn= itLibNull/RiscVPlatformTempMemoryInitLibNull.inf
 create mode 100644 RiscVPlatformPkg/Library/RiscVSpecialPlatformLibNu= ll/RiscVSpecialPlatformLibNull.inf
 create mode 100644 RiscVPlatformPkg/Universal/FdtPeim/FdtPeim.inf
 create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/Platfor= mPei.inf
 create mode 100644 RiscVPlatformPkg/Universal/Sec/SecMain.inf
 create mode 100644 RiscVPkg/Include/IndustryStandard/RiscV.h
 create mode 100644 RiscVPkg/Include/IndustryStandard/RiscVOpensbi.h  create mode 100644 RiscVPkg/Include/Library/MachineModeTimerLib.h
 create mode 100644 RiscVPkg/Include/Library/RiscVCpuLib.h
 create mode 100644 RiscVPkg/Include/Library/RiscVEdk2SbiLib.h
 create mode 100644 RiscVPkg/Include/Library/RiscVFirmwareContextLib.h=
 create mode 100644 RiscVPkg/Include/Library/RiscVPlatformTimerLib.h  create mode 100644 RiscVPkg/Include/OpensbiTypes.h
 create mode 100644 RiscVPkg/Include/ProcessorSpecificHobData.h
 create mode 100644 RiscVPkg/Include/RiscVImpl.h
 create mode 100644 RiscVPkg/Include/SmbiosProcessorSpecificData.h
 create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHan= dlerLib.h
 create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.h
 create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.h
 create mode 100644 RiscVPlatformPkg/Include/Library/Edk2OpensbiPlatfo= rmWrapperLib.h
 create mode 100644 RiscVPlatformPkg/Include/Library/FirmwareContextPr= ocessorSpecificLib.h
 create mode 100644 RiscVPlatformPkg/Include/Library/PlatformSecPpiLib= .h
 create mode 100644 RiscVPlatformPkg/Include/Library/RiscVPlatformTemp= MemoryInitLib.h
 create mode 100644 RiscVPlatformPkg/Include/Library/RiscVSpecialPlatf= ormLib.h
 create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/Pl= atformBootManager.h
 create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/Platfor= m.h
 create mode 100644 RiscVPlatformPkg/Universal/Sec/SecMain.h
 create mode 100644 RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi= /PeiServicesTablePointerOpenSbi.c
 create mode 100644 RiscVPkg/Library/RiscVEdk2SbiLib/RiscVEdk2SbiLib.c=
 create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHan= dlerLib.c
 create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSbiLib/RiscVF= irmwareContextSbiLib.c
 create mode 100644 RiscVPkg/Library/RiscVFirmwareContextSscratchLib/R= iscVFirmwareContextSscratchLib.c
 create mode 100644 RiscVPkg/Library/RiscVFirmwareContextStvecLib/Risc= VFirmwareContextStvecLib.c
 create mode 100644 RiscVPkg/Library/RiscVTimerLib/RiscVTimerLib.c
 create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.c
 create mode 100644 RiscVPkg/Universal/FdtDxe/FdtDxe.c
 create mode 100644 RiscVPkg/Universal/PciCpuIo2Dxe/PciCpuIo2Dxe.c
 create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.c
 create mode 100644 RiscVPlatformPkg/Library/Edk2OpensbiPlatformWrappe= rLib/Edk2OpensbiPlatformWrapperLib.c
 create mode 100644 RiscVPlatformPkg/Library/FirmwareContextProcessorS= pecificLib/FirmwareContextProcessorSpecificLib.c
 create mode 100644 RiscVPlatformPkg/Library/OpensbiPlatformLib/Opensb= iPlatform.c
 create mode 100644 RiscVPlatformPkg/Library/PeiCoreEntryPoint/PeiCore= EntryPoint.c
 create mode 100644 RiscVPlatformPkg/Library/PeiCoreInfoHobLibNull/Cor= eInfoHob.c
 create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/Pl= atformBootManager.c
 create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/Pl= atformData.c
 create mode 100644 RiscVPlatformPkg/Library/PlatformMemoryTestLibNull= /PlatformMemoryTestLibNull.c
 create mode 100644 RiscVPlatformPkg/Library/PlatformSecPpiLibNull/Pla= tformSecPpiLib.c
 create mode 100644 RiscVPlatformPkg/Library/PlatformUpdateProgressLib= Null/PlatformUpdateProgressLibNull.c
 create mode 100644 RiscVPlatformPkg/Library/ResetSystemLib/ResetSyste= mLib.c
 create mode 100644 RiscVPlatformPkg/Library/RiscVSpecialPlatformLibNu= ll/RiscVSpecialPlatformLib.c
 create mode 100644 RiscVPlatformPkg/Universal/FdtPeim/FdtPeim.c
 create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/Fv.c  create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/MemDete= ct.c
 create mode 100644 RiscVPlatformPkg/Universal/Pei/PlatformPei/Platfor= m.c
 create mode 100644 RiscVPlatformPkg/Universal/Sec/SecMain.c
 create mode 100644 RiscVPlatformPkg/Readme.md
 create mode 100644 RiscVPkg/Library/PeiServicesTablePointerLibOpenSbi= /PeiServicesTablePointerLibOpenSbi.uni
 create mode 100644 RiscVPkg/Library/RiscVCpuLib/Cpu.S
 create mode 100644 RiscVPkg/Library/RiscVExceptionLib/CpuExceptionHan= dlerLib.uni
 create mode 100644 RiscVPkg/Library/RiscVExceptionLib/SupervisorTrapH= andler.S
 create mode 160000 RiscVPkg/Library/RiscVOpensbiLib/opensbi
 create mode 100644 RiscVPkg/Library/RiscVPlatformTimerLibNull/RiscVPl= atformTimerLibNull.S
 create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/Emulate= dMachineModeTimerLib/EmulatedMachineModeTimerLib.S
 create mode 100644 RiscVPkg/Library/RiscVReadMachineModeTimer/Machine= ModeTimerLib/MachineModeTimerLib.S
 create mode 100644 RiscVPkg/RiscVPkg.ci.yaml
 create mode 100644 RiscVPkg/RiscVPkg.uni
 create mode 100644 RiscVPkg/RiscVPkgExtra.uni
 create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxe.uni
 create mode 100644 RiscVPkg/Universal/CpuDxe/CpuDxeExtra.uni
 create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxe.uni  create mode 100644 RiscVPkg/Universal/SmbiosDxe/RiscVSmbiosDxeExtra.u= ni
 create mode 100644 RiscVPlatformPkg/Documents/Media/RiscVEdk2BootProc= ess.svg
 create mode 100644 RiscVPlatformPkg/Documents/Media/RiscVEdk2FwDomain= .svg
 create mode 100644 RiscVPlatformPkg/Library/PeiCoreEntryPoint/PeiCore= EntryPoint.uni
 create mode 100644 RiscVPlatformPkg/Library/PlatformBootManagerLib/St= rings.uni
 create mode 100644 RiscVPlatformPkg/Library/RiscVPlatformTempMemoryIn= itLibNull/Riscv64/TempMemInit.S
 create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.ci.yaml
 create mode 100644 RiscVPlatformPkg/RiscVPlatformPkg.uni
 create mode 100644 RiscVPlatformPkg/RiscVPlatformPkgExtra.uni
 create mode 100644 RiscVPlatformPkg/Universal/Sec/Riscv64/SecEntry.S<= br>
--
2.31.1






--_000_PH7PR84MB18854DD68976887483D67172FF4E9PH7PR84MB1885NAMP_--