From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by mx.groups.io with SMTP id smtpd.web11.57486.1675699631228248761 for ; Mon, 06 Feb 2023 08:07:11 -0800 Authentication-Results: mx.groups.io; dkim=fail reason="unable to parse pub key" header.i=@intel.com header.s=intel header.b=BEADQ3tG; spf=pass (domain: intel.com, ip: 134.134.136.65, mailfrom: andrei.warkentin@intel.com) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1675699631; x=1707235631; h=from:to:subject:date:message-id:references:in-reply-to: content-transfer-encoding:mime-version; bh=WUJGrW7rPobOGm5Vgvz49WghsRBulOoaI5v7ovAVdYY=; b=BEADQ3tGPJM0hQzQnELEl1sQnx1pEzxiqLyfMPrclTIBq8+2XlXOjQLA pTCix9HTmryRt2DmqN3l3TR1O62thLXR4YA+Q7U74YRtcJ+FnUp7JnU5g gitVmzW71kiaaWWwyZZmGlO5N7ItkmWh/SxmWssHNvh7N4HyKXznfKgMG BFWRIXoS+HLyBaC4pW/EIDksrlONN/DbvFZ4VDvoQAJwfReIvfvGn2prX 3uRyHy5p4/2eVZCm0CjDDat1apW9ePbA+wkhiXpEeNWu4QPNaUvNepynf 8pdo6gdgzmuhXDuPMrka0zmQSR3NZmnm72tZbDWmdiNjDkkQlqc2aSfBL g==; X-IronPort-AV: E=McAfee;i="6500,9779,10613"; a="331372952" X-IronPort-AV: E=Sophos;i="5.97,276,1669104000"; d="scan'208";a="331372952" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Feb 2023 08:06:48 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10613"; a="659896967" X-IronPort-AV: E=Sophos;i="5.97,276,1669104000"; d="scan'208";a="659896967" Received: from orsmsx602.amr.corp.intel.com ([10.22.229.15]) by orsmga007.jf.intel.com with ESMTP; 06 Feb 2023 08:06:43 -0800 Received: from orsmsx611.amr.corp.intel.com (10.22.229.24) by ORSMSX602.amr.corp.intel.com (10.22.229.15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Mon, 6 Feb 2023 08:06:42 -0800 Received: from orsmsx611.amr.corp.intel.com (10.22.229.24) by ORSMSX611.amr.corp.intel.com (10.22.229.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Mon, 6 Feb 2023 08:06:42 -0800 Received: from orsedg603.ED.cps.intel.com (10.7.248.4) by orsmsx611.amr.corp.intel.com (10.22.229.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16 via Frontend Transport; Mon, 6 Feb 2023 08:06:42 -0800 Received: from NAM12-MW2-obe.outbound.protection.outlook.com (104.47.66.43) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.16; Mon, 6 Feb 2023 08:06:42 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jNIRVS/qFIiBJ7cWCZ4BTbqH0WLeaVHdXZzJaflPvuPAJqdK0P5Bao871m2RasqbNcEQ18Wn7ob7If+mhk4kVW+Hf8qEFxh4O6OwQSVP/lXtHyx+o2dOWED/ReagxvJD79JJdfbm84uyx9D2CuxOhoFBEiOH4oq9+0l5tASzXhiUVeQEg9iJffkAc8TiELi4Sq5KeixWilR8DFhTNH7iUA6h2+sRPei5UCtjzy2dYMItg0vARkcGnG5f1G2O7lnb2mOOzKlNBLog46XlFJTiVKKHU66NR3VmRIXZxpNYY+Vgwh3ojoa5R4fnQU2NHFt3tCcaeanUKxtiAMJjOArb4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=DENrF+balXrQmq8ferqan4pZ6yjMAJK3HfmqFhzXpN0=; b=XoOk6fema9xDhaYK0RHtBWZiH/o2cy9cKErsjFkjq5UipQGjMbxEiGovnJI0ynXCKL/EhqPp1mzneOG0ECUDMDo51ZE0A+6YpTCNpH4AfCH8LYbhQXIeDGbeL3vsytwNPDNjACYiNNV7ZwniSe8idUSeP+KNEA5ZoYvocpckM0PCG81x5uIdV3pb0SPLCeN2U024Ie793Kk4BYt9DRR/O+HIt+K6kfooSNMNkMRSdBKEN8ScKWGUjcLjGkLOUq4Tud7y6WKlsqud6ROvl/qj/dzVzBerW+olYmX+LtdgHJUan9zIvvQEK4NYhYdHOMrES+QTVEgPS2hVpg5LvVZepA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from PH8PR11MB6856.namprd11.prod.outlook.com (2603:10b6:510:22b::7) by DS0PR11MB6398.namprd11.prod.outlook.com (2603:10b6:8:c9::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6064.34; Mon, 6 Feb 2023 16:06:40 +0000 Received: from PH8PR11MB6856.namprd11.prod.outlook.com ([fe80::9dba:633a:320c:87b]) by PH8PR11MB6856.namprd11.prod.outlook.com ([fe80::9dba:633a:320c:87b%5]) with mapi id 15.20.6064.032; Mon, 6 Feb 2023 16:06:40 +0000 From: "Andrei Warkentin" To: Sunil V L , "devel@edk2.groups.io" Subject: Re: [edk2-staging/RiscV64QemuVirt PATCH V6 00/23] Add support for RISC-V virt machine Thread-Topic: [edk2-staging/RiscV64QemuVirt PATCH V6 00/23] Add support for RISC-V virt machine Thread-Index: AQHZEISweZPL7qklwEacOcEL/GEEXK7CaJCw Date: Mon, 6 Feb 2023 16:06:40 +0000 Message-ID: References: <20221215125626.545372-1-sunilvl@ventanamicro.com> In-Reply-To: <20221215125626.545372-1-sunilvl@ventanamicro.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: PH8PR11MB6856:EE_|DS0PR11MB6398:EE_ x-ms-office365-filtering-correlation-id: b8e0e940-1fd5-4560-c690-08db085c21fc x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: sTRf+4iPu5mbpTqR8TGA+sYLnlkvnIGP+yuFjqI0/Jmw1FTgPu4N61YG57h/WguojuFeVWXyB1p4Ml0FNffpQwHO6w3khrSrMhBizXIMNm+70ZpYp71nN9aE2i7FwN2srcVkrq23cn5+pJs3SS8jUBK2OOhms4+OUzUlprASkBfUQOAwnUpyFOwL5NSzFjJEtYeRtVwASml/9hpObdhmqSaXvmKpcW2nz+t+rVNZM3srrWhhNhq6+mirgO5jz8HFcDFRuPorpCpFW8jR7jWF3JsezhhkZ3b53lE2t97rfBrAXPeaNtTk9mlCeUqHBLEmEzRZVwONr5B/q9R+s+yPeqpxywMackNur61aA0NSYoYR+w6I3jknZBwYVGyzOyWtQhT2o4ydP0Z18zkDAIbDlZXEIKfbg47dVrpta4DQH0UTz4fQH3IYbkG5Rq2xzlOyWa2TIGEe95RJZ790aRFBnylP5gL5Hk9cUmmXc6Nz6EbUX0jqFEn5jq7Z+QlYB/+abnVrGL7SbcccMbjRu4ljYJADbx2tFGO4AGraFxf3p6shkAYKZu2gmmRYHCV8gF8gQoOro66cC+sKnZyhgoegqhQbPwU3URDstjaR53dHtq1OA3snquYmpmjqxGSSYJniYaNvoY6DtumsneSjkpqoUL8anCW9Eqhr90PFvdsE5CR/QwBpl1as05pGFRtai38IJ+5S9pFRnF6moj/O7OdtresPEAotalzeRzRaEw9cIJfXz+f5FU5D+KeTiuCn3+Ze7e8RIKgYzjktwI+N5ds+9g== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PH8PR11MB6856.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230025)(366004)(346002)(396003)(39860400002)(376002)(136003)(451199018)(2906002)(5660300002)(30864003)(52536014)(8936002)(41300700001)(53546011)(478600001)(966005)(6506007)(9686003)(26005)(186003)(122000001)(82960400001)(33656002)(38070700005)(83380400001)(316002)(66556008)(66446008)(66946007)(8676002)(66476007)(86362001)(76116006)(55016003)(64756008)(71200400001)(19627235002)(38100700002)(110136005)(7696005);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?jVlbn7d09z8uSifNyEIXgK6qAVxN9BZ7Y1gvaE8C/Qe7PgP9TH5+bitO5Q5p?= =?us-ascii?Q?WX4wN9OoPdeL62RaJ23CwGb9+MtHnvK+tSIQg6aDd/J4Gh8j9ryyuw1RlczW?= =?us-ascii?Q?G/82Dqy/IDTcd4QZfdJqPE2J32UoqUhq3guJXWIUsA6TvXlhFzlW4HmMuIiL?= =?us-ascii?Q?OCKoCCRo5nKnxw2Nh9Q3pIhEYwYTqqTsPcKQxsvkdi0/0XXXSKLqLqdB9wI0?= =?us-ascii?Q?sB/sZANuyau5rhH4uEzP2rORhe5JK7odHSdpnafMYToEKoh9H0YlEkLaXjpr?= =?us-ascii?Q?3vq9386I6qJiiDBfwY4jU7SV/nYuQxkfNlhNjLPUpfW3TVLBxtnIueiM+7V/?= =?us-ascii?Q?ZAxdZUqS2a1cL8GHErrADolCdQn6ZhHHkxr+25MQytd1/Vk0nScP23oK0V9p?= =?us-ascii?Q?A9e/xEvjLLZQm6iY0a9O20lfIBddAiA8xnGLeOwMxKPQZ4GOg+mCBsjotb+t?= =?us-ascii?Q?nenPfcBtVrcNC/gJDy1NxtNHxDdVm00mjq8d0pv+7FKP7PIZv9dSqoqvyEaX?= =?us-ascii?Q?9csbrK54+lI0ZUnKq1At01BZeExogKnjJ0EFw+we3I3E5GitKgqalhjfeXW0?= =?us-ascii?Q?LzDF8fq8M4geprzA9Q7Sz3Y14ceMuMEM5VUDz0fLiJ2iTVFuAvrmuFtH4qmH?= =?us-ascii?Q?NkiJda8db3zYFk+myJjjiEbzVFTzTS9uXobK5vzBvrTcpWGA3M8FmCDCkbtZ?= =?us-ascii?Q?QZstVx3stc9Fm3oj334aHJVE6v6+uBv7p/8lnbA0ZCETaIo2701hUxjb4XIy?= =?us-ascii?Q?lKCK8w1hwJfFBr0ssU7mDbf4Op3vlY9KnalqxC6UZLe48J0g8lN96qcpZP/J?= =?us-ascii?Q?0vfOxgjnGUPNcqMA2dcUNkPK//zXbA4g7iXFbb2KQlQjcDwjrhNvHNHi3+O2?= =?us-ascii?Q?Jt+S9RaWL0HxF4w8SM54jJAU0tPy+QUd1VGk+iihqLPixFxoVi0Kfucu/NsJ?= =?us-ascii?Q?28Iu9WG3s+iiJpwCE7VitF4nPFVWQCVCy1Yy/8OubTIo2gpBQDYer8qL29hg?= =?us-ascii?Q?4lAecemdKkmNrns5NMnAwD0L2vurwG/TVevQVw479hlgl8Euh0CzkCO0JvkL?= =?us-ascii?Q?BhjWd5MIivNnWkrq6A7zOlNm9LcmZunkcEDcqk3xakK2/fMg1JRgwLuu7Ld1?= =?us-ascii?Q?oDBuXTxWcmPJm/VTzeP0BwEKrRH7E3DuZSRihbqEcUVYwSK164W8tDwGbII2?= =?us-ascii?Q?E1/bkfyFHXmh+gS6Uj5eOHIX8DvTXGEOh3TPqFBbvLs58Q4r/hIYZqN2Ull0?= =?us-ascii?Q?0vrpVKzd3Yul/xT3vi2QV7RQ/BouHQCxbjyl6QpiofBPVZN0zuHgzxg+Fgv0?= =?us-ascii?Q?c32ProSndt3sQTeWbDIWI1Vwh2m3P9HQv22nNQFadgjO69psUglQnCcEd2UQ?= =?us-ascii?Q?Nj7wXq1VhypCXekkqXB+H8uSZe/xHGUOq9I/tZt2VkCJhMLBcpk67r7OudVp?= =?us-ascii?Q?Nh9qpA0HPdKeTfIK+CCXJcLvJxhXXV85XmKkwBrQec+d8+5VFLT1nb9hLeTK?= =?us-ascii?Q?KvqvBL5AHD0ppZhuVEEUSNT3B1ulfuLBhnzacQLVottfn9rKR+nGH+VjVIC7?= =?us-ascii?Q?h/6vyep3bXsRt9MClRlYBHwhHw+/iAHVbL4IRMRkm5YAbidV5K5CPDhTiw+C?= =?us-ascii?Q?Rw=3D=3D?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: PH8PR11MB6856.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: b8e0e940-1fd5-4560-c690-08db085c21fc X-MS-Exchange-CrossTenant-originalarrivaltime: 06 Feb 2023 16:06:40.2972 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 9Dyd2mmhaYrpkBHAPPFHRB5/CxcJPRF2Qw1i8zNeqR0iwW66uxbObU9gx1goluhuBBoUD+H6gVXahg17K+vpOpK4oAuC76r/lo4S7fCczHg= X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR11MB6398 Return-Path: andrei.warkentin@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Great to see this and hoping to see it reviewed and integrated soon, as I'v= e a few other small cleanups waiting on this :-) Reviewed-by: Andrei Warkentin -----Original Message----- From: Sunil V L =20 Sent: Thursday, December 15, 2022 6:56 AM To: devel@edk2.groups.io Cc: Abner Chang ; Daniel Schaefer ; Kinney, Michael D ; Gao, Liming ; Liu, Zhiguang ; Ard Biesheuvel ; Yao, Jiewen ; Justen, Jord= an L ; Gerd Hoffmann ; Rebecc= a Cran ; Peter Grehan ; Brijesh Sing= h ; Aktas, Erdem ; James Bott= omley ; Xu, Min M ; Tom Lendacky ; Dong, Eric ; Ni, Ray ; Kumar, Rahul R ; Leif Lindholm ; Sami Mujawar ; Andrew Fish ; Wang, Jian J ; Anup Patel ; Heinrich Schuchardt ; Wa= rkentin, Andrei Subject: [edk2-staging/RiscV64QemuVirt PATCH V6 00/23] Add support for RISC= -V virt machine REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D4076 Add support for RISC-V qemu virt machine. Most of the changes are migrated = from edk2-platforms repo and followed the latest guidelines for EDK2 code s= tructuring. The series has passed all CI tests (https://github.com/tianocore/edk2/pull/= 3471) These changes are available at: https://github.com/vlsunil/edk2/tree/RiscV6= 4QemuVirt Changes since V5: 1) Avoided editing the existing INF files (as per feedback from Ray Ni). T= his reduced several refactor patches. 2) Moved to PEI less design (as per suggestion from Andrei Warkentin). 3) Added PciCpuIo2Dxe driver in OvmfPkg. 4) Removed APRIORI requirement in DSC/FDF infrastructure files. Now they=20 are very similar to ArmVirtQemu. 5) Addressed Heinrich's feedback. 6) Rebased and added the tags Changes since V4: 1) Rebased and added ACKs 2) Dropped few patches related to VirtNorFlashDxe since they are already t= aken care by Ard. Changes since V3: 1) Addressed Abner's comments 2) Changed folder name from Ia32_X64 to Ia32X64 as per latest guidelines. 2) Rebased Changes since V2: 1) Fixed issues detected by CI (https://github.com/tianocore/edk2/pull/347= 1) 2) Added an extra patch to fix up the consumers of NvVarStoreFormattedLib Changes since V1: 1) Added couple of patches from Ard to optimize the NorFlashDxe in Ovmf. Note: There will be a separate patch series in future to update existin= g consumers of NorFlashDxe driver. 2) Migrated NvVarStoreFormattedLib from EmbeddedPkg to MdeModulePkg 3) Created Null instance of the NorFlashPlatformLib library class 4) Moved NorFlashPlatformLib.h from ArmPlatformPkg Cc: Abner Chang Cc: Daniel Schaefer Cc: Michael D Kinney Cc: Liming Gao Cc: Zhiguang Liu Cc: Ard Biesheuvel Cc: Jiewen Yao Cc: Jordan Justen Cc: Gerd Hoffmann Cc: Rebecca Cran Cc: Peter Grehan Cc: Brijesh Singh Cc: Erdem Aktas Cc: James Bottomley Cc: Min Xu Cc: Tom Lendacky Cc: Eric Dong Cc: Ray Ni Cc: Rahul Kumar Cc: Leif Lindholm Cc: Sami Mujawar Cc: Andrew Fish Cc: Jian J Wang Cc: Anup Patel Cc: Heinrich Schuchardt Cc: Andrei Warkentin Sunil V L (23): MdePkg/Register: Add register definition header files for RISC-V MdePkg: Add RISCV_EFI_BOOT_PROTOCOL related definitions MdePkg/BaseLib: RISC-V: Add few more helper functions MdePkg: Add BaseRiscVSbiLib Library for RISC-V UefiCpuPkg: Add CpuTimerDxe module UefiCpuPkg/CpuExceptionHandlerLib: Add RISC-V instance UefiCpuPkg/CpuDxe: Add RISC-V instance UefiCpuPkg/CpuTimerLib: Add RISC-V instance UefiCpuPkg/UefiCpuPkg.ci.yaml: Ignore RISC-V file EmbeddedPkg: Enable PcdPrePiCpuIoSize for RISC-V EmbeddedPkg/NvVarStoreFormattedLib: Migrate to MdeModulePkg ArmVirtPkg: Update the references to NvVarStoreFormattedLib ArmVirtPkg/PlatformHasAcpiDtDxe: Move to OvmfPkg ArmVirtPkg: Fix up the location of PlatformHasAcpiDtDxe OvmfPkg: Add VirtNorFlashPlatformLib library OvmfPkg/PlatformInitLib: Add RISC-V instance OvmfPkg: Add PrePiHobListPointerLib library OvmfPkg: Add PciCpuIo2Dxe driver OvmfPkg/ResetSystemLib: Add RISC-V instance OvmfPkg/Sec: Add RISC-V SEC module OvmfPkg/PlatformBootManagerLib: Add RISC-V instance OvmfPkg: RiscVVirt: Add Qemu Virt platform support Maintainers.txt: Add entry for OvmfPkg/RiscVVirt ArmVirtPkg/ArmVirtPkg.dec = | 9 - EmbeddedPkg/EmbeddedPkg.dec = | 6 +- MdeModulePkg/MdeModulePkg.dec = | 3 + MdePkg/MdePkg.dec = | 9 + OvmfPkg/OvmfPkg.dec = | 11 + OvmfPkg/RiscVVirt/RiscVVirt.dsc.inc = | 338 ++++++ ArmVirtPkg/ArmVirtCloudHv.dsc = | 2 +- ArmVirtPkg/ArmVirtKvmTool.dsc = | 2 +- ArmVirtPkg/ArmVirtQemu.dsc = | 6 +- ArmVirtPkg/ArmVirtQemuKernel.dsc = | 4 +- MdeModulePkg/MdeModulePkg.dsc = | 2 + MdePkg/MdePkg.dsc = | 3 + OvmfPkg/RiscVVirt/RiscVVirtQemu.dsc = | 510 +++++++++ UefiCpuPkg/UefiCpuPkg.dsc = | 6 + OvmfPkg/RiscVVirt/RiscVVirtQemu.fdf = | 306 ++++++ ArmVirtPkg/CloudHvPlatformHasAcpiDtDxe/CloudHvHasAcpiDtDxe.inf = | 2 +- ArmVirtPkg/KvmtoolPlatformDxe/KvmtoolPlatformDxe.inf = | 2 +- {EmbeddedPkg =3D> MdeModulePkg}/Library/NvVarStoreFormattedLib/NvVarStoreF= ormattedLib.inf | 1 - MdePkg/Library/BaseLib/BaseLib.inf = | 3 + MdePkg/Library/BaseRiscVSbiLib/BaseRiscVSbiLib.inf = | 25 + OvmfPkg/Library/PlatformBootManagerLib/DxeRiscV64PlatformBootManagerLib.in= f | 75 ++ OvmfPkg/Library/PlatformInitLib/BaseRiscV64PlatformInitLib.inf = | 51 + OvmfPkg/Library/PrePiHobListPointerLib/PrePiHobListPointerLib.inf = | 23 + OvmfPkg/Library/ResetSystemLib/BaseRiscV64ResetSystemLib.inf = | 38 + OvmfPkg/Library/VirtNorFlashPlatformLib/VirtNorFlashDeviceTreeLib.inf = | 40 + OvmfPkg/Library/VirtNorFlashPlatformLib/VirtNorFlashStaticLib.inf = | 30 + OvmfPkg/PciCpuIo2Dxe/PciCpuIo2Dxe.inf = | 48 + {ArmVirtPkg =3D> OvmfPkg}/PlatformHasAcpiDtDxe/PlatformHasAcpiDtDxe.inf = | 3 +- OvmfPkg/Sec/SecMainRiscV64.inf = | 58 ++ UefiCpuPkg/CpuDxe/CpuDxeRiscV64.inf = | 68 ++ UefiCpuPkg/CpuTimerDxe/CpuTimerDxe.inf = | 51 + UefiCpuPkg/Library/CpuExceptionHandlerLib/BaseRiscV64CpuExceptionHandlerLi= b.inf | 42 + UefiCpuPkg/Library/CpuTimerLib/BaseRiscV64CpuTimerLib.inf = | 32 + {EmbeddedPkg =3D> MdeModulePkg}/Include/Guid/NvVarStoreFormatted.h = | 0 MdePkg/Include/Library/BaseLib.h = | 50 + MdePkg/Include/Library/BaseRiscVSbiLib.h = | 127 +++ MdePkg/Include/Protocol/RiscVBootProtocol.h = | 34 + MdePkg/Include/Register/RiscV64/RiscVEncoding.h = | 119 +++ MdePkg/Include/Register/RiscV64/RiscVImpl.h = | 25 + OvmfPkg/Include/Library/PlatformInitLib.h = | 39 + OvmfPkg/Library/PlatformBootManagerLib/RiscV64/PlatformBm.h = | 45 + OvmfPkg/Sec/RiscV64/SecMain.h = | 63 ++ UefiCpuPkg/CpuDxe/RiscV64/CpuDxe.h = | 199 ++++ UefiCpuPkg/CpuTimerDxe/RiscV64/Timer.h = | 177 ++++ UefiCpuPkg/Library/CpuExceptionHandlerLib/RiscV64/CpuExceptionHandlerLib.h= | 116 +++ {EmbeddedPkg =3D> MdeModulePkg}/Library/NvVarStoreFormattedLib/NvVarStoreF= ormattedLib.c | 0 MdePkg/Library/BaseRiscVSbiLib/BaseRiscVSbiLib.c = | 227 +++++ OvmfPkg/Library/PlatformBootManagerLib/RiscV64/PlatformBm.c = | 1078 ++++++++++++++++++++ OvmfPkg/Library/PlatformBootManagerLib/RiscV64/QemuKernel.c = | 77 ++ OvmfPkg/Library/PlatformInitLib/RiscV64/Cpu.c = | 33 + OvmfPkg/Library/PlatformInitLib/RiscV64/Memory.c = | 263 +++++ OvmfPkg/Library/PlatformInitLib/RiscV64/Platform.c = | 83 ++ OvmfPkg/Library/PrePiHobListPointerLib/RiscV64/PrePiHobListPointer.c = | 65 ++ OvmfPkg/Library/ResetSystemLib/RiscV64/DxeResetShutdown.c = | 20 + OvmfPkg/Library/ResetSystemLib/RiscV64/ResetSystemLib.c = | 128 +++ OvmfPkg/Library/VirtNorFlashPlatformLib/VirtNorFlashDeviceTreeLib.c = | 136 +++ OvmfPkg/Library/VirtNorFlashPlatformLib/VirtNorFlashStaticLib.c = | 40 + OvmfPkg/PciCpuIo2Dxe/PciCpuIo2Dxe.c = | 557 ++++++++++ {ArmVirtPkg =3D> OvmfPkg}/PlatformHasAcpiDtDxe/PlatformHasAcpiDtDxe.c = | 0 OvmfPkg/Sec/RiscV64/SecMain.c = | 104 ++ UefiCpuPkg/CpuDxe/RiscV64/CpuDxe.c = | 365 +++++++ UefiCpuPkg/CpuTimerDxe/RiscV64/Timer.c = | 294 ++++++ UefiCpuPkg/Library/CpuExceptionHandlerLib/RiscV64/CpuExceptionHandlerLib.c= | 133 +++ UefiCpuPkg/Library/CpuTimerLib/RiscV64/CpuTimerLib.c = | 199 ++++ ArmVirtPkg/ArmVirtQemuFvMain.fdf.inc = | 2 +- Maintainers.txt = | 4 + MdePkg/Library/BaseLib/RiscV64/CpuScratch.S = | 31 + MdePkg/Library/BaseLib/RiscV64/ReadTimer.S = | 23 + MdePkg/Library/BaseLib/RiscV64/RiscVInterrupt.S = | 53 +- MdePkg/Library/BaseLib/RiscV64/RiscVMmu.S = | 23 + OvmfPkg/RiscVVirt/RiscVVirt.fdf.inc = | 41 + OvmfPkg/RiscVVirt/VarStore.fdf.inc = | 79 ++ OvmfPkg/Sec/RiscV64/SecEntry.S = | 21 + UefiCpuPkg/CpuTimerDxe/CpuTimer.uni = | 14 + UefiCpuPkg/CpuTimerDxe/CpuTimerExtra.uni = | 12 + UefiCpuPkg/Library/CpuExceptionHandlerLib/RiscV64/SupervisorTrapHandler.S = | 105 ++ UefiCpuPkg/UefiCpuPkg.ci.yaml = | 1 + 77 files changed, 6985 insertions(+), 29 deletions(-) create mode 100644 = OvmfPkg/RiscVVirt/RiscVVirt.dsc.inc create mode 100644 OvmfPkg/RiscVVirt/RiscVVirtQemu.dsc create mode 100644 OvmfPkg/RiscVVirt/RiscVVirtQemu.fdf rename {EmbeddedPkg =3D> MdeModulePkg}/Library/NvVarStoreFormattedLib/NvVa= rStoreFormattedLib.inf (96%) create mode 100644 MdePkg/Library/BaseRiscVSb= iLib/BaseRiscVSbiLib.inf create mode 100644 OvmfPkg/Library/PlatformBootManagerLib/DxeRiscV64Platfo= rmBootManagerLib.inf create mode 100644 OvmfPkg/Library/PlatformInitLib/BaseRiscV64PlatformInit= Lib.inf create mode 100644 OvmfPkg/Library/PrePiHobListPointerLib/PrePiHobListPoin= terLib.inf create mode 100644 OvmfPkg/Library/ResetSystemLib/BaseRiscV64ResetSystemLi= b.inf create mode 100644 OvmfPkg/Library/VirtNorFlashPlatformLib/VirtNorFlashDev= iceTreeLib.inf create mode 100644 OvmfPkg/Library/VirtNorFlashPlatformLib/VirtNorFlashSta= ticLib.inf create mode 100644 OvmfPkg/PciCpuIo2Dxe/PciCpuIo2Dxe.inf rename {ArmVirtPkg =3D> OvmfPkg}/PlatformHasAcpiDtDxe/PlatformHasAcpiDtDxe= .inf (89%) create mode 100644 OvmfPkg/Sec/SecMainRiscV64.inf create mode = 100644 UefiCpuPkg/CpuDxe/CpuDxeRiscV64.inf create mode 100644 UefiCpuPkg/CpuTimerDxe/CpuTimerDxe.inf create mode 100644 UefiCpuPkg/Library/CpuExceptionHandlerLib/BaseRiscV64Cp= uExceptionHandlerLib.inf create mode 100644 UefiCpuPkg/Library/CpuTimerLib/BaseRiscV64CpuTimerLib.i= nf rename {EmbeddedPkg =3D> MdeModulePkg}/Include/Guid/NvVarStoreFormatted.h = (100%) create mode 100644 MdePkg/Include/Library/BaseRiscVSbiLib.h create mode 100644 MdePkg/Include/Protocol/RiscVBootProtocol.h create mode 100644 MdePkg/Include/Register/RiscV64/RiscVEncoding.h create mode 100644 MdePkg/Include/Register/RiscV64/RiscVImpl.h create mode 100644 OvmfPkg/Library/PlatformBootManagerLib/RiscV64/Platform= Bm.h create mode 100644 OvmfPkg/Sec/RiscV64/SecMain.h create mode 100644 UefiC= puPkg/CpuDxe/RiscV64/CpuDxe.h create mode 100644 UefiCpuPkg/CpuTimerDxe/RiscV64/Timer.h create mode 100644 UefiCpuPkg/Library/CpuExceptionHandlerLib/RiscV64/CpuEx= ceptionHandlerLib.h rename {EmbeddedPkg =3D> MdeModulePkg}/Library/NvVarStoreFormattedLib/NvVa= rStoreFormattedLib.c (100%) create mode 100644 MdePkg/Library/BaseRiscVSbi= Lib/BaseRiscVSbiLib.c create mode 100644 OvmfPkg/Library/PlatformBootManagerLib/RiscV64/Platform= Bm.c create mode 100644 OvmfPkg/Library/PlatformBootManagerLib/RiscV64/QemuKern= el.c create mode 100644 OvmfPkg/Library/PlatformInitLib/RiscV64/Cpu.c create mode 100644 OvmfPkg/Library/PlatformInitLib/RiscV64/Memory.c create mode 100644 OvmfPkg/Library/PlatformInitLib/RiscV64/Platform.c create mode 100644 OvmfPkg/Library/PrePiHobListPointerLib/RiscV64/PrePiHob= ListPointer.c create mode 100644 OvmfPkg/Library/ResetSystemLib/RiscV64/DxeResetShutdown= .c create mode 100644 OvmfPkg/Library/ResetSystemLib/RiscV64/ResetSystemLib.c create mode 100644 OvmfPkg/Library/VirtNorFlashPlatformLib/VirtNorFlashDev= iceTreeLib.c create mode 100644 OvmfPkg/Library/VirtNorFlashPlatformLib/VirtNorFlashSta= ticLib.c create mode 100644 OvmfPkg/PciCpuIo2Dxe/PciCpuIo2Dxe.c rename {ArmVirtPkg =3D> OvmfPkg}/PlatformHasAcpiDtDxe/PlatformHasAcpiDtDxe= .c (100%) create mode 100644 OvmfPkg/Sec/RiscV64/SecMain.c create mode 10= 0644 UefiCpuPkg/CpuDxe/RiscV64/CpuDxe.c create mode 100644 UefiCpuPkg/CpuTimerDxe/RiscV64/Timer.c create mode 100644 UefiCpuPkg/Library/CpuExceptionHandlerLib/RiscV64/CpuEx= ceptionHandlerLib.c create mode 100644 UefiCpuPkg/Library/CpuTimerLib/RiscV64/CpuTimerLib.c create mode 100644 MdePkg/Library/BaseLib/RiscV64/CpuScratch.S create mode 100644 MdePkg/Library/BaseLib/RiscV64/ReadTimer.S create mode 100644 MdePkg/Library/BaseLib/RiscV64/RiscVMmu.S create mode 100644 OvmfPkg/RiscVVirt/RiscVVirt.fdf.inc create mode 100644 OvmfPkg/RiscVVirt/VarStore.fdf.inc create mode 100644 OvmfPkg/Sec/RiscV64/SecEntry.S create mode 100644 Uefi= CpuPkg/CpuTimerDxe/CpuTimer.uni create mode 100644 UefiCpuPkg/CpuTimerDxe/CpuTimerExtra.uni create mode 100644 UefiCpuPkg/Library/CpuExceptionHandlerLib/RiscV64/Super= visorTrapHandler.S -- 2.38.0