From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga11.intel.com (mga11.intel.com [192.55.52.93]) by mx.groups.io with SMTP id smtpd.web11.1285.1662757911038685944 for ; Fri, 09 Sep 2022 14:11:51 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="unable to parse pub key" header.i=@intel.com header.s=intel header.b=g3m3wFil; spf=pass (domain: intel.com, ip: 192.55.52.93, mailfrom: isaac.w.oram@intel.com) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1662757911; x=1694293911; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=DRmiUJx20ejg6QfGy0iJ5mjW6AKVr5qdpLqJWffuRbs=; b=g3m3wFildD7IiXzK1NlwWZRIsO61e2DAlqtKov2EEtprFN6wq8q1wvBC /dCxlry8UhVDMkvo9tIQb/iEqQXjKplsUXPc+BAI7Jto7rx46IvPhXOPO PA9x034D1DrkgEvd8izlkNWhqJmhBp2kiT5+MkDuVfdrSb2Ciu5/DurtM uoxc4eOCiWoODeSxL2HnJUF/GTLMjI6xQLVQA4K5R4Lfxm50/tyOK5zg2 IztvgXbAd44kddyaKi/iRyWY6fEJVLz0KlBYopYQ2txrY0u2OyWunn/1i 3w/RFrUMGiN0AKzktqheTjgXe5sYgxB3hiTKGpJvVbzC6pcIPGbfzR+FA A==; X-IronPort-AV: E=McAfee;i="6500,9779,10465"; a="295154012" X-IronPort-AV: E=Sophos;i="5.93,304,1654585200"; d="scan'208";a="295154012" Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Sep 2022 14:11:42 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.93,304,1654585200"; d="scan'208";a="943915314" Received: from fmsmsx601.amr.corp.intel.com ([10.18.126.81]) by fmsmga005.fm.intel.com with ESMTP; 09 Sep 2022 14:11:42 -0700 Received: from fmsmsx608.amr.corp.intel.com (10.18.126.88) by fmsmsx601.amr.corp.intel.com (10.18.126.81) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31; Fri, 9 Sep 2022 14:11:42 -0700 Received: from FMSEDG603.ED.cps.intel.com (10.1.192.133) by fmsmsx608.amr.corp.intel.com (10.18.126.88) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31 via Frontend Transport; Fri, 9 Sep 2022 14:11:42 -0700 Received: from NAM02-SN1-obe.outbound.protection.outlook.com (104.47.57.48) by edgegateway.intel.com (192.55.55.68) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2375.31; Fri, 9 Sep 2022 14:11:41 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Q+eAdUR/riXT0CHYolIc8Qngp+X7GGVRPy2mkgAcrjeUOWnVLUezpAgpKBOylNvHr3EWNfHy84tmCFpF20PIpodvbLvO2p53/TBuF8EHyAt0AIEXr8UMKddzfbanaQSV26xVaAXFS1uqh9k/u+C08PU4fqc1tgPk9Bc9A3rpiAon4fDbxZDRwXhOsPcYAhE1/sxpAzuOV6iAAwEgsnFyzxm36aDNlDkwumaAi+y1OdnDy66Du8Slb29wOWjSVtbUs3/m4IMA+U9f4FlPKHeVzeMJr32K4dKspsqAhhLuNBn/QR1M9SfM+l4WOeVdTzse/NzmmGWyDiCvS3pIbS0JtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=5ict/xYlpN07arbMyEmgeHM2PY2g/rGF5e0zr1VDbNs=; b=W4+rqgQ8tiTBfC+8lm73RBX+zJLJqibvBEeHLellpbD2EsK6kLUpe5Ucwxux0YmbnSzPYIo5XgpIqCGOjnGhtXJLUwA29jkJFKUqQ1jwZJuVhcwHcDe+VgGZANZSyJ0M4QCRhABL0nk5a95ZreUr7w1HXQht6SJauCq11pFfN4NJTXM0ZkL7c7VDHtrYmAShGZTfMA6EIGTNQxUqmkqQbhLLMG6tO64/vkZVOktlVrZF4kV8hAG6d0yatVIf81eWN8i9PqUqwUfpVznhm03hJpscSLHq0nfDtQUIh9pbEiDe+SZoQ9mQO/oYnjeS0f482nMR6a8ouDIUrGCK2ZatNQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from SA1PR11MB5801.namprd11.prod.outlook.com (2603:10b6:806:23d::13) by BL1PR11MB5224.namprd11.prod.outlook.com (2603:10b6:208:30a::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5612.14; Fri, 9 Sep 2022 21:11:38 +0000 Received: from SA1PR11MB5801.namprd11.prod.outlook.com ([fe80::4149:e96e:480e:e1c3]) by SA1PR11MB5801.namprd11.prod.outlook.com ([fe80::4149:e96e:480e:e1c3%5]) with mapi id 15.20.5588.010; Fri, 9 Sep 2022 21:11:38 +0000 From: "Isaac Oram" To: "Chaganty, Rangasai V" , Benjamin Doron , "devel@edk2.groups.io" CC: "Desimone, Nathaniel L" , "Sinha, Ankit" , "Ni, Ray" , "Chiu, Chasel" , "Luo, Heng" Subject: Re: [edk2-devel][edk2-platforms][PATCH v2 1/6] {Platform,Silicon}/Intel: Move PcdAcpiBaseAddress definition Thread-Topic: [edk2-devel][edk2-platforms][PATCH v2 1/6] {Platform,Silicon}/Intel: Move PcdAcpiBaseAddress definition Thread-Index: AQHYwhLJkAg3QRLt6Eux/JxhgsauWK3UliuAgAMHI5A= Date: Fri, 9 Sep 2022 21:11:38 +0000 Message-ID: References: In-Reply-To: Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-version: 11.6.500.17 dlp-reaction: no-action authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 9c807099-b003-4b19-118f-08da92a7e29b x-ms-traffictypediagnostic: BL1PR11MB5224:EE_ x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: y9+P+vqO/XklZhf21a1HEImulEomBufOODFcl75JUR/xQowhtlOpMn8oyxgcjvTjqokex8K0Dv8p/aO6KWwgQjHDr9aOm3qOYI3eYPz0WAlUwvhdSLgkzFgB1hgawrI3Lf+QwuOLWb2ACOrcscYHUMeuVIVTFQO9uuH3/tSBfOV57D2pP1FGSJ1M7+1z31/IhpuNXNIc9bJf+rRMxBVDLZeAL0Pr4cTJhRH172LgFBpVpP0bb8B7Cdal+RmdA51CzuHRW3GReb2KjMPlszVeIOnshWY1gOGj8u1OSWXVgc45AsjXSJbauN9iX5gk2YVJWm9iSpEVVrYTYei5sKVlawUdHE9OtDVzJgMoQNqmrlkgpTnmScXBHri5PFoCjRdlFmZGSWV2qWMwiAalufVdVkhGUdhR4SYucs89eDFGOH7f7CAfhafBVwXhAoKQt1N9vB1PvZYasxcETAmAQaPJ+wiXMfARyCEghuwcENYdUnlCLbHGfgTEsijvHLo1MNCFrVsUWgrI5knScd9Y5Hu4LhR061Gl8cQBsGO11/X9v0OjZ2qzl9pI02JYgrD5GYEK85c/+Of99vJYRTxy+2X1U9xoI/SK0H8qlV/FP9JM+08ENxkRM4Mj4q3nHhQPHNiNKwbMlRckUsVfgl48vBhKreChZxgNcgD1cVFRsVZyuYawkT8CmSgS3WJBQHg0rweVQkm3eSVvlhL+rtmM4aEV7vimPprXKi2epCtsUlvb/sv6gSK/MF3jZZ9xG/1+rO0hqowSBNgz9z2wJQkiGaxHAg== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SA1PR11MB5801.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(396003)(366004)(346002)(136003)(376002)(39860400002)(54906003)(122000001)(83380400001)(38070700005)(110136005)(186003)(316002)(86362001)(71200400001)(19627235002)(5660300002)(52536014)(107886003)(30864003)(8936002)(66946007)(64756008)(82960400001)(8676002)(478600001)(4326008)(41300700001)(76116006)(66476007)(66446008)(9686003)(55016003)(38100700002)(66556008)(7696005)(2906002)(26005)(53546011)(33656002)(6506007)(579004);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?YIlokJNQEh0t6Vt6NSelgaY15Au48OmsasEjPMNJ4PKJhF7DWQEJBpam9SMy?= =?us-ascii?Q?EgIo48mtJ4/XQ/sXM+wEdFIlXOFd9/cuMiqIucXbsGmsJMWQSlY33OXgprny?= =?us-ascii?Q?HQu3lMPgu3iSRqCHJ8GZgE+mo2gPogzUvvfGC8kqQ6HekB1TCiXALLbgs57M?= =?us-ascii?Q?yTGUQdoQiMeN6PFL1vAXi8qqryqexVN1seQj9/+toW56b6FboHz4YXruI7oF?= =?us-ascii?Q?oZ/Omf4JMWsOi+YQ8ESBU9XN9hfAKHiSGMkqu1os4a5QqPKu7BWlnTVoPbre?= =?us-ascii?Q?i4AgNh6Ir8Mt5OD+w/C+oT2U8DL+fhGz6LutQWse+2529aKX3U9yREcOjARI?= =?us-ascii?Q?emMLqQx7rXP/3L7X922mOixqZkVJubiZREbQDm1rpR9wOVHin6vsIHw8OQ6A?= =?us-ascii?Q?oAMY3VRb46E4uKWoMOTF+rEQ4GvPWVmQD7IdtO2lduO1+stfAr0EjNS/8boY?= =?us-ascii?Q?3522Yjc1SMuivTO8PKJjSBlmz3joAfgyrg7X51yMhdeOqskfone++L9wbzMZ?= =?us-ascii?Q?/WCc7kFvyEMSP6LkWHoLV9jykQ2hWW1eZGFMcsOLMqcovEv+/0/shAwn3fxP?= =?us-ascii?Q?Q53CxcfOBz6qL7JaZxJn/8G+rjD459L9w0CJoYZonfe185/4p24wpmXId47F?= =?us-ascii?Q?kX+Ksu+mdsgTsTlnxmNC6gZC5mWmdkhFXqR5LTGjoGL9I7W8fEBFFeEuhfIA?= =?us-ascii?Q?8IyBPNsIbBoVfck3VzFSahVJT5WxoIgBALrDme5E93yB6TbmPg3C6SskxJpH?= =?us-ascii?Q?PbOfTHF8bd5/hEXstBYMuOEX4QBiBxbQEuYVTslBrJsN9NCTFkdIbW6/y8Zo?= =?us-ascii?Q?zaClhffXmnVUGveoKFKt2Sp1MaxJCFbvDBzU+EvdlVONptraFOaxwyEitehf?= =?us-ascii?Q?NEwqbfVmX55X7iYvYhHguvRBi/C0RiAXsqsOfNR+GObtAkNPJmsLM5wklqhM?= =?us-ascii?Q?aos6n8RqEk9NezyKwa3R4Lg5wKSRHWGQdON/g4BCBhI03oKmFUol1esVa05Q?= =?us-ascii?Q?YAG3OCqC0tSCpX2p4K4O9co5MqZ+4knUgyH3NbvCWcPJmNNZQfV3XEoE/bY+?= =?us-ascii?Q?zFYNyZDz7xo5vf01uCpbNQ+GswlmPfAkrijuyqWw1IX5A2BDPYQamPKvG76c?= =?us-ascii?Q?ahK4KV8BELJ8Jllxb4ZzJucqyWzoZpXzPVt7HWdiPCnZff2w5q35kFOVkkAZ?= =?us-ascii?Q?n0akBYgeu6uXys+KIOQmvYsQOyI0R2Ph5ynD4sbgLhZ25L/1cng5NMjsCnbi?= =?us-ascii?Q?vEntHc0HGV+mgi2G+EEtOXDlfA6wVXF0cnJ1T5CUUecU8fxGK0OX4WvbjhZD?= =?us-ascii?Q?mxI+JdtbvtWjQL4+ZuX1T7XVa5zxxLYbeeBPlTLtl+FG60lzrSneXxplBznE?= =?us-ascii?Q?jvTKJmgw5aB/cnWWA2ezH6F1MlwzhvUUjxNd1zfmKsoi8a29cMMPIc2bYxOr?= =?us-ascii?Q?fbfTZcvczdZv0Ij+ccstmjgRbzC0b4xQQR3OaOIRYhbXcDVMwZTIVQNfZHA6?= =?us-ascii?Q?/lJrIwW/uzwQxf/Ys7w33fX2S0zRP9VqU2OMO0GoYwxATlD3sTWps+/voQaq?= =?us-ascii?Q?CWJP7vYQvZXH5UD2fz2WXIjQ4jJsYGTO9xUUpnSu?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: SA1PR11MB5801.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9c807099-b003-4b19-118f-08da92a7e29b X-MS-Exchange-CrossTenant-originalarrivaltime: 09 Sep 2022 21:11:38.5197 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: QUpqyqEDN5Ko9NgX8xrzvCJf0MXt45YsJzCdcJpDWC7AYY63HrrbI8tUYhFryfIzTo/5Iru2Jnyq8+CJzXSSTA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL1PR11MB5224 Return-Path: isaac.w.oram@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Pushed as 7f63ab7da9..b74194d8b8 -----Original Message----- From: Chaganty, Rangasai V =20 Sent: Wednesday, September 7, 2022 3:57 PM To: Benjamin Doron ; devel@edk2.groups.io Cc: Oram, Isaac W ; Desimone, Nathaniel L ; Sinha, Ankit ; Ni, Ray ; Chiu, Chasel ; Luo, Heng Subject: RE: [edk2-devel][edk2-platforms][PATCH v2 1/6] {Platform,Silicon}/= Intel: Move PcdAcpiBaseAddress definition Reviewed-by: Sai Chaganty -----Original Message----- From: Benjamin Doron =20 Sent: Tuesday, September 06, 2022 10:02 AM To: devel@edk2.groups.io Cc: Chaganty, Rangasai V ; Oram, Isaac W ; Desimone, Nathaniel L ; Sinha, Ankit ; Ni, Ray ; Chiu,= Chasel ; Luo, Heng Subject: [edk2-devel][edk2-platforms][PATCH v2 1/6] {Platform,Silicon}/Inte= l: Move PcdAcpiBaseAddress definition All these platforms have an ABase, so move the definition to enable common = silicon code in IntelSiliconPkg. Otherwise, library shims would be required= , because PCDs are GUID-ed and package DEC specific. Cc: Rangasai V Chaganty Cc: Isaac Oram Cc: Nate DeSimone Cc: Ankit Sinha Cc: Ray Ni Cc: Chasel Chiu Cc: Sai Chaganty Cc: Heng Luo Signed-off-by: Benjamin Doron --- .../CometlakeOpenBoardPkg/CometlakeURvp/OpenBoardPkgPcd.dsc | 1 + .../Features/Tbt/TbtInit/Smm/TbtSmm.inf | 2 +- .../AspireVn7Dash572G/OpenBoardPkgPcd.dsc | 1 + .../KabylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmm.inf | 2 +- .../Library/BasePlatformHookLib/BasePlatformHookLib.inf | 2 +- .../KabylakeOpenBoardPkg/GalagoPro3/OpenBoardPkgPcd.dsc | 1 + .../Library/BasePlatformHookLib/BasePlatformHookLib.inf | 2 +- .../KabylakeOpenBoardPkg/KabylakeRvp3/OpenBoardPkgPcd.dsc | 1 + .../TigerlakeOpenBoardPkg/TigerlakeURvp/OpenBoardPkgPcd.dsc | 1 + .../Features/Tbt/TbtInit/Smm/TbtSmm.inf | 2 +- .../WhiskeylakeOpenBoardPkg/UpXtreme/OpenBoardPkgPcd.dsc | 1 + .../WhiskeylakeURvp/OpenBoardPkgPcd.dsc | 1 + Silicon/Intel/CoffeelakeSiliconPkg/CoffeelakeSiliconPkg.dsc | 1 + .../Library/PeiSiliconInitLib/PeiSiliconInitLib.inf | 5 +++-- .../Pch/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf | 3 ++- .../PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibCnl.inf | 2 +- Silicon/Intel/CoffeelakeSiliconPkg/SiPkg.dec | 1 - Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec | 4 ++++ Silicon/Intel/KabylakeSiliconPkg/KabylakeSiliconPkg.dsc | 1 + .../Library/PeiSiliconInitLib/PeiSiliconInitLib.inf | 2 +- .../Pch/Library/PeiDxeSmmPchPmcLib/PeiDxeSmmPchPmcLib.inf | 3 ++- .../Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf | 2 +- .../KabylakeSiliconPkg/Pch/Library/PeiSpiLib/PeiSpiLib.inf | 2 +- Silicon/Intel/KabylakeSiliconPkg/SiPkg.dec | 1 - .../IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf | 3 ++- .../PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf | 3 ++- Silicon/Intel/TigerlakeSiliconPkg/SiPkg.dec | 1 - Silicon/Intel/TigerlakeSiliconPkg/TigerlakeSiliconPkg.dsc | 1 + 28 files changed, 34 insertions(+), 18 deletions(-) diff --git a/Platform/Intel/CometlakeOpenBoardPkg/CometlakeURvp/OpenBoardPk= gPcd.dsc b/Platform/Intel/CometlakeOpenBoardPkg/CometlakeURvp/OpenBoardPkgP= cd.dsc index 79924f1fda7f..81dc0747fab8 100644 --- a/Platform/Intel/CometlakeOpenBoardPkg/CometlakeURvp/OpenBoardPkgPcd.ds= c +++ b/Platform/Intel/CometlakeOpenBoardPkg/CometlakeURvp/OpenBoardPkgPcd +++ .dsc @@ -65,6 +65,7 @@ gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0xE0000000 gMinPlat= formPkgTokenSpaceGuid.PcdPciExpressRegionLength|0x10000000+ gIntelSiliconP= kgTokenSpaceGuid.PcdAcpiBaseAddress|0x1800 # # PCIe Reserved Memory Spa= ce Range #diff --git a/Platform/Intel/CometlakeOpenBoardPkg/Features/Tbt/= TbtInit/Smm/TbtSmm.inf b/Platform/Intel/CometlakeOpenBoardPkg/Features/Tbt/= TbtInit/Smm/TbtSmm.inf index e3fdd3981653..c4dd863c3ee8 100644 --- a/Platform/Intel/CometlakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmm.= inf +++ b/Platform/Intel/CometlakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtS +++ mm.inf @@ -49,7 +49,7 @@ gMinPlatformPkgTokenSpaceGuid.PcdPciExpressRegionLength ## CONSUMES= [FixedPcd]- gSiPkgTokenSpaceGuid.PcdAcpiBaseAddress ## CONSUMES+ = gIntelSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress ## CONSUMES [= Sources] TbtSmiHandler.hdiff --git a/Platform/Intel/KabylakeOpenBoardPkg/= AspireVn7Dash572G/OpenBoardPkgPcd.dsc b/Platform/Intel/KabylakeOpenBoardPkg= /AspireVn7Dash572G/OpenBoardPkgPcd.dsc index a4ea524e26bc..3ed7aa0a2b10 100644 --- a/Platform/Intel/KabylakeOpenBoardPkg/AspireVn7Dash572G/OpenBoardPkgPcd= .dsc +++ b/Platform/Intel/KabylakeOpenBoardPkg/AspireVn7Dash572G/OpenBoardPkg +++ Pcd.dsc @@ -241,6 +241,7 @@ gEfiMdeModulePkgTokenSpaceGuid.PcdMaxPeiPerformanceLogEntries|140 !endif= gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0xE0000000+ gIntelSil= iconPkgTokenSpaceGuid.PcdAcpiBaseAddress|0x1800 gEfiMdeModulePkgTokenSpa= ceGuid.PcdAriSupport|FALSE gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserField= TextColor|0x01diff --git a/Platform/Intel/KabylakeOpenBoardPkg/Features/Tbt= /TbtInit/Smm/TbtSmm.inf b/Platform/Intel/KabylakeOpenBoardPkg/Features/Tbt/= TbtInit/Smm/TbtSmm.inf index e6c185a4bd91..13116488eaa0 100644 --- a/Platform/Intel/KabylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmm.i= nf +++ b/Platform/Intel/KabylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSm +++ m.inf @@ -46,7 +46,7 @@ gKabylakeOpenBoardPkgTokenSpaceGuid.PcdSwSmiDTbtEnumerate ## CONSUMES [= FixedPcd]- gSiPkgTokenSpaceGuid.PcdAcpiBaseAddress ## CONSUMES+ gIn= telSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress ## CONSUMES [Source= s] TbtSmiHandler.hdiff --git a/Platform/Intel/KabylakeOpenBoardPkg/Galago= Pro3/Library/BasePlatformHookLib/BasePlatformHookLib.inf b/Platform/Intel/K= abylakeOpenBoardPkg/GalagoPro3/Library/BasePlatformHookLib/BasePlatformHook= Lib.inf index 1de10aa0080f..5f65f02a9f64 100644 --- a/Platform/Intel/KabylakeOpenBoardPkg/GalagoPro3/Library/BasePlatformHo= okLib/BasePlatformHookLib.inf +++ b/Platform/Intel/KabylakeOpenBoardPkg/GalagoPro3/Library/BasePlatfor +++ mHookLib/BasePlatformHookLib.inf @@ -35,7 +35,7 @@ KabylakeSiliconPkg/SiPkg.dec [Pcd]- gSiPkgTokenSpaceGuid.PcdAcpiBaseAd= dress ## CONSUMES+ gIntelSiliconPkgTokenSpaceGuid.= PcdAcpiBaseAddress ## CONSUMES gKabylakeOpenBoardPkgTokenSp= aceGuid.PcdLpcSioIndexPort ## CONSUMES gKabylakeOpenBoardPkgToke= nSpaceGuid.PcdLpcSioDataPort ## CONSUMES gKabylakeOpenBoardPkgT= okenSpaceGuid.PcdLpcSioIndexDefaultPort ## CONSUMESdiff --git a/Platform/= Intel/KabylakeOpenBoardPkg/GalagoPro3/OpenBoardPkgPcd.dsc b/Platform/Intel/= KabylakeOpenBoardPkg/GalagoPro3/OpenBoardPkgPcd.dsc index c6b9df842936..ec23c691b2fe 100644 --- a/Platform/Intel/KabylakeOpenBoardPkg/GalagoPro3/OpenBoardPkgPcd.dsc +++ b/Platform/Intel/KabylakeOpenBoardPkg/GalagoPro3/OpenBoardPkgPcd.dsc @@ -194,6 +194,7 @@ gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07 !endif g= EfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0xE0000000+ gIntelSilicon= PkgTokenSpaceGuid.PcdAcpiBaseAddress|0x1800 !if gMinPlatformPkgTokenSpaceGu= id.PcdPerformanceEnable =3D=3D TRUE gEfiMdePkgTokenSpaceGuid.PcdPerforman= ceLibraryPropertyMask|0x1 !endifdiff --git a/Platform/Intel/KabylakeOpenBoa= rdPkg/KabylakeRvp3/Library/BasePlatformHookLib/BasePlatformHookLib.inf b/Pl= atform/Intel/KabylakeOpenBoardPkg/KabylakeRvp3/Library/BasePlatformHookLib/= BasePlatformHookLib.inf index 7a5e290657f2..8bdf13b1ce11 100644 --- a/Platform/Intel/KabylakeOpenBoardPkg/KabylakeRvp3/Library/BasePlatform= HookLib/BasePlatformHookLib.inf +++ b/Platform/Intel/KabylakeOpenBoardPkg/KabylakeRvp3/Library/BasePlatf +++ ormHookLib/BasePlatformHookLib.inf @@ -35,7 +35,7 @@ KabylakeSiliconPkg/SiPkg.dec [Pcd]- gSiPkgTokenSpaceGuid.PcdAcpiBaseAd= dress ## CONSUMES+ gIntelSiliconPkgTokenSpaceGuid.= PcdAcpiBaseAddress ## CONSUMES gKabylakeOpenBoardPkgTokenSp= aceGuid.PcdLpcSioIndexPort ## CONSUMES gKabylakeOpenBoardPkgToke= nSpaceGuid.PcdLpcSioDataPort ## CONSUMES gKabylakeOpenBoardPkgT= okenSpaceGuid.PcdLpcSioIndexDefaultPort ## CONSUMESdiff --git a/Platform/= Intel/KabylakeOpenBoardPkg/KabylakeRvp3/OpenBoardPkgPcd.dsc b/Platform/Inte= l/KabylakeOpenBoardPkg/KabylakeRvp3/OpenBoardPkgPcd.dsc index 2f7765e58a69..cfd032814850 100644 --- a/Platform/Intel/KabylakeOpenBoardPkg/KabylakeRvp3/OpenBoardPkgPcd.dsc +++ b/Platform/Intel/KabylakeOpenBoardPkg/KabylakeRvp3/OpenBoardPkgPcd.d +++ sc @@ -194,6 +194,7 @@ gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07 !endif g= EfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0xE0000000+ gIntelSilicon= PkgTokenSpaceGuid.PcdAcpiBaseAddress|0x1800 !if gMinPlatformPkgTokenSpaceGu= id.PcdPerformanceEnable =3D=3D TRUE gEfiMdePkgTokenSpaceGuid.PcdPerforman= ceLibraryPropertyMask|0x1 !endifdiff --git a/Platform/Intel/TigerlakeOpenBo= ardPkg/TigerlakeURvp/OpenBoardPkgPcd.dsc b/Platform/Intel/TigerlakeOpenBoar= dPkg/TigerlakeURvp/OpenBoardPkgPcd.dsc index 2fd6d0c50e05..2fb2e1ce58f4 100644 --- a/Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/OpenBoardPkgPcd.ds= c +++ b/Platform/Intel/TigerlakeOpenBoardPkg/TigerlakeURvp/OpenBoardPkgPcd +++ .dsc @@ -117,6 +117,7 @@ #!if gIntelFsp2WrapperTokenSpaceGuid.PcdFspModeSelection =3D=3D 1 gMinPl= atformPkgTokenSpaceGuid.PcdPciExpressRegionLength|0x10000000 #!endif+ gInt= elSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress|0x1800 gEfiMdeModulePkgToke= nSpaceGuid.PcdPeiCoreMaxPeiStackSize|0x40000 #diff --git a/Platform/Inte= l/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmm.inf b/Platform/In= tel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmm.inf index bfe299d73374..83ebc790aeb4 100644 --- a/Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSm= m.inf +++ b/Platform/Intel/WhiskeylakeOpenBoardPkg/Features/Tbt/TbtInit/Smm/Tb +++ tSmm.inf @@ -49,7 +49,7 @@ gMinPlatformPkgTokenSpaceGuid.PcdPciExpressRegionLength ## CONSUMES= [FixedPcd]- gSiPkgTokenSpaceGuid.PcdAcpiBaseAddress ## CONSUMES+ = gIntelSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress ## CONSUMES [= Sources] TbtSmiHandler.hdiff --git a/Platform/Intel/WhiskeylakeOpenBoardP= kg/UpXtreme/OpenBoardPkgPcd.dsc b/Platform/Intel/WhiskeylakeOpenBoardPkg/Up= Xtreme/OpenBoardPkgPcd.dsc index a7e9a41e2c34..dbe068d0c123 100644 --- a/Platform/Intel/WhiskeylakeOpenBoardPkg/UpXtreme/OpenBoardPkgPcd.dsc +++ b/Platform/Intel/WhiskeylakeOpenBoardPkg/UpXtreme/OpenBoardPkgPcd.ds +++ c @@ -65,6 +65,7 @@ gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0xE0000000 gMinPlat= formPkgTokenSpaceGuid.PcdPciExpressRegionLength|0x10000000+ gIntelSiliconP= kgTokenSpaceGuid.PcdAcpiBaseAddress|0x1800 [PcdsFeatureFlag.common] ####= ##################################diff --git a/Platform/Intel/WhiskeylakeOp= enBoardPkg/WhiskeylakeURvp/OpenBoardPkgPcd.dsc b/Platform/Intel/Whiskeylake= OpenBoardPkg/WhiskeylakeURvp/OpenBoardPkgPcd.dsc index daf5411ac358..451926d67190 100644 --- a/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoardPkgPc= d.dsc +++ b/Platform/Intel/WhiskeylakeOpenBoardPkg/WhiskeylakeURvp/OpenBoardPk +++ gPcd.dsc @@ -65,6 +65,7 @@ gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0xE0000000 gMinPlat= formPkgTokenSpaceGuid.PcdPciExpressRegionLength|0x10000000+ gIntelSiliconP= kgTokenSpaceGuid.PcdAcpiBaseAddress|0x1800 [PcdsFeatureFlag.common] ####= ##################################diff --git a/Silicon/Intel/CoffeelakeSili= conPkg/CoffeelakeSiliconPkg.dsc b/Silicon/Intel/CoffeelakeSiliconPkg/Coffee= lakeSiliconPkg.dsc index c5f10492edc8..e62e37cda036 100644 --- a/Silicon/Intel/CoffeelakeSiliconPkg/CoffeelakeSiliconPkg.dsc +++ b/Silicon/Intel/CoffeelakeSiliconPkg/CoffeelakeSiliconPkg.dsc @@ -42,6 +42,7 @@ gSiPkgTokenSpaceGuid.PcdSiCatalogDebugEnable |FAL= SE [PcdsFixedAtBuild.common] gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddres= s |0xE0000000 gSiPkgTokenSpaceGuid.PcdTemporaryPciExpressRegionLength= |0x10000000+gIntelSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress |0x180= 0 gSiPkgTokenSpaceGuid.PcdSiliconInitTempPciBusMin |10 gSiPkgTo= kenSpaceGuid.PcdSiliconInitTempPciBusMax |18diff --git a/Silicon/Int= el/CoffeelakeSiliconPkg/Library/PeiSiliconInitLib/PeiSiliconInitLib.inf b/S= ilicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiliconInitLib/PeiSiliconInitL= ib.inf index 1534a24dd240..432d4c0c2656 100644 --- a/Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiliconInitLib/PeiSilic= onInitLib.inf +++ b/Silicon/Intel/CoffeelakeSiliconPkg/Library/PeiSiliconInitLib/PeiSi +++ liconInitLib.inf @@ -32,6 +32,7 @@ [Packages] MdePkg/MdePkg.dec+ IntelSiliconPkg/IntelSiliconPkg.dec Co= ffeelakeSiliconPkg/SiPkg.dec [Sources]@@ -42,5 +43,5 @@ gTcoWdtHobGuid ## CONSUMES [Pcd]- gSiPkgT= okenSpaceGuid.PcdAcpiBaseAddress ## CONSUMES- gSiPkgTokenSpaceGuid.Pcd= TcoBaseAddress ## CONSUMES+ gIntelSiliconPkgTokenSpaceGuid.PcdAcpiBas= eAddress ## CONSUMES+ gSiPkgTokenSpaceGuid.PcdTcoBaseAddress = ## CONSUMESdiff --git a/Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiD= xeSmmPmcLib/PeiDxeSmmPmcLib.inf b/Silicon/Intel/CoffeelakeSiliconPkg/Pch/Li= brary/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf index 78e212eeb0fd..61778ed5a066 100644 --- a/Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PeiDxe= SmmPmcLib.inf +++ b/Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/Pei +++ DxeSmmPmcLib.inf @@ -32,11 +32,12 @@ BaseMemoryLib [Packages] MdePkg/MdePkg.dec+IntelSiliconPkg/IntelSiliconPkg.dec Coffeela= keSiliconPkg/SiPkg.dec [Pcd]-gSiPkgTokenSpaceGuid.PcdAcpiBaseAddress+gInt= elSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress [Sources]diff --git a/Silic= on/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/Pe= iDxeSmmPmcPrivateLibCnl.inf b/Silicon/Intel/CoffeelakeSiliconPkg/Pch/Librar= y/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibCnl.inf index 573acfc25e31..1f84337afafb 100644 --- a/Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPr= ivateLib/PeiDxeSmmPmcPrivateLibCnl.inf +++ b/Silicon/Intel/CoffeelakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPm +++ cPrivateLib/PeiDxeSmmPmcPrivateLibCnl.inf @@ -39,7 +39,7 @@ CoffeelakeSiliconPkg/SiPkg.dec IntelSiliconPkg/IntelSiliconPkg.dec [Pcd]-gSiPkgTokenSpaceGuid.PcdAcpiBas= eAddress+gIntelSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress [Sources]diff = --git a/Silicon/Intel/CoffeelakeSiliconPkg/SiPkg.dec b/Silicon/Intel/Coffee= lakeSiliconPkg/SiPkg.dec index efc2d8788168..ca3e83bd61da 100644 --- a/Silicon/Intel/CoffeelakeSiliconPkg/SiPkg.dec +++ b/Silicon/Intel/CoffeelakeSiliconPkg/SiPkg.dec @@ -516,7 +516,6 @@ gSiPkgTokenSpaceGuid.PcdMchBaseAddress|0xFED10000|UINT6= 4|0x00010030 ## This value is used to set the base address of PCH devices gSiPkgTokenSp= aceGuid.PcdSmbusBaseAddress|0x0000EFA0|UINT16|0x00010031 gSiPkgTokenSpaceGu= id.PcdTcoBaseAddress|0x0400|UINT16|0x00010034-gSiPkgTokenSpaceGuid.PcdAcpiB= aseAddress|0x1800|UINT16|0x00010035 ## 32KB window gSiPkgTokenSpaceGuid.Pc= dMchMmioSize|0x8000|UINT32|0x50000000diff --git a/Silicon/Intel/IntelSilico= nPkg/IntelSiliconPkg.dec b/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.de= c index c36d130a0197..deefdc55b5d6 100644 --- a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec +++ b/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec @@ -147,6 +147,10 @@ # @Prompt Error code for VTd error. gIntelSiliconPkgTokenSpaceGuid.Pcd= ErrorCodeVTdError|0x02008000|UINT32|0x00000005 + ## ABase I/O address.
=
+ # @Prompt ABase I/O address.+ gIntelSiliconPkgTokenSpaceGuid.PcdAcp= iBaseAddress|0x0|UINT16|0x0000000D+ [PcdsFixedAtBuild, PcdsPatchableInModul= e, PcdsDynamic, PcdsDynamicEx] ## This is the GUID of the FFS which conta= ins the Graphics Video BIOS Table (VBT) # The VBT content is stored as a = RAW section which is consumed by GOP PEI/UEFI driver.diff --git a/Silicon/I= ntel/KabylakeSiliconPkg/KabylakeSiliconPkg.dsc b/Silicon/Intel/KabylakeSili= conPkg/KabylakeSiliconPkg.dsc index d980a2c5369a..ff7728279a08 100644 --- a/Silicon/Intel/KabylakeSiliconPkg/KabylakeSiliconPkg.dsc +++ b/Silicon/Intel/KabylakeSiliconPkg/KabylakeSiliconPkg.dsc @@ -48,6 +48,7 @@ gSiPkgTokenSpaceGuid.PcdSiCatalogDebugEnable |FAL= SE [PcdsFixedAtBuild.common] gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddres= s |0xE0000000 gSiPkgTokenSpaceGuid.PcdSiPciExpressRegionLength |0x10= 000000+gIntelSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress |0x1800 # # Thi= s DSC mainly for GreenH Silicon code build so PciExpressBaseAddress can be = FixedAtBuild #diff --git a/Silicon/Intel/KabylakeSiliconPkg/Library/PeiSili= conInitLib/PeiSiliconInitLib.inf b/Silicon/Intel/KabylakeSiliconPkg/Library= /PeiSiliconInitLib/PeiSiliconInitLib.inf index 3b94a02e6bf4..32205bb04f64 100644 --- a/Silicon/Intel/KabylakeSiliconPkg/Library/PeiSiliconInitLib/PeiSilicon= InitLib.inf +++ b/Silicon/Intel/KabylakeSiliconPkg/Library/PeiSiliconInitLib/PeiSili +++ conInitLib.inf @@ -46,7 +46,7 @@ SiliconInitPreMem.c [Pcd]- gSiPkgTokenSpaceGuid.PcdAcpiBaseAddress = ## CONSUMES+ gIntelSiliconPkgTokenSpaceGuid.PcdAcpiBaseA= ddress ## CONSUMES gSiPkgTokenSpaceGuid.PcdTcoBaseAddress = ## CONSUMES diff --git a/Silicon/Intel/KabylakeSiliconPk= g/Pch/Library/PeiDxeSmmPchPmcLib/PeiDxeSmmPchPmcLib.inf b/Silicon/Intel/Kab= ylakeSiliconPkg/Pch/Library/PeiDxeSmmPchPmcLib/PeiDxeSmmPchPmcLib.inf index 1e6103f4ca38..5ae3b4d6256a 100644 --- a/Silicon/Intel/KabylakeSiliconPkg/Pch/Library/PeiDxeSmmPchPmcLib/PeiDx= eSmmPchPmcLib.inf +++ b/Silicon/Intel/KabylakeSiliconPkg/Pch/Library/PeiDxeSmmPchPmcLib/Pe +++ iDxeSmmPchPmcLib.inf @@ -30,11 +30,12 @@ PchCycleDecodingLib [Packages] MdePkg/MdePkg.dec+IntelSiliconPkg/IntelSiliconPkg.dec Kabylake= SiliconPkg/SiPkg.dec [Pcd]-gSiPkgTokenSpaceGuid.PcdAcpiBaseAddress+gIntel= SiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress [Sources]diff --git a/Silicon= /Intel/KabylakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf b= /Silicon/Intel/KabylakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyL= ib.inf index a5ccf4698b7d..41eaffe52e66 100644 --- a/Silicon/Intel/KabylakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPo= licyLib.inf +++ b/Silicon/Intel/KabylakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPc +++ hPolicyLib.inf @@ -35,7 +35,7 @@ KabylakeSiliconPkg/SiPkg.dec IntelSiliconPkg/IntelSilico= nPkg.dec [Pcd]-gSiPkgTokenSpaceGuid.PcdAcpiBaseAddress+gIntelSiliconPkgTok= enSpaceGuid.PcdAcpiBaseAddress gSiPkgTokenSpaceGuid.PcdSmbusBaseAddress gSi= PkgTokenSpaceGuid.PcdSerialIoUartDebugEnable gSiPkgTokenSpaceGuid.PcdSerial= IoUartNumberdiff --git a/Silicon/Intel/KabylakeSiliconPkg/Pch/Library/PeiSp= iLib/PeiSpiLib.inf b/Silicon/Intel/KabylakeSiliconPkg/Pch/Library/PeiSpiLib= /PeiSpiLib.inf index ba57c44e1e12..f912d6e76d4a 100644 --- a/Silicon/Intel/KabylakeSiliconPkg/Pch/Library/PeiSpiLib/PeiSpiLib.inf +++ b/Silicon/Intel/KabylakeSiliconPkg/Pch/Library/PeiSpiLib/PeiSpiLib.i +++ nf @@ -39,7 +39,7 @@ PeiSpiLib.c [Pcd]- gSiPkgTokenSpaceGuid.PcdAcpiBaseAddress ## CO= NSUMES+ gIntelSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress ## CONSUME= S [Ppis] gPchSpi2PpiGuid ## PRODUCESdiff --git a/Silicon/Intel/Kaby= lakeSiliconPkg/SiPkg.dec b/Silicon/Intel/KabylakeSiliconPkg/SiPkg.dec index d9ae9f6dfd91..6c9af567f5ee 100644 --- a/Silicon/Intel/KabylakeSiliconPkg/SiPkg.dec +++ b/Silicon/Intel/KabylakeSiliconPkg/SiPkg.dec @@ -497,7 +497,6 @@ gSiPkgTokenSpaceGuid.PcdMaxPeiPerformanceLogEntries|40|= UINT8|0x0001002f gSiPkgTokenSpaceGuid.PcdMchBaseAddress|0xFED10000|UINT64|0x00010030 gSiPkg= TokenSpaceGuid.PcdSmbusBaseAddress|0x0000EFA0|UINT16|0x00010031 gSiPkgToken= SpaceGuid.PcdTcoBaseAddress|0x0400|UINT16|0x00010034-gSiPkgTokenSpaceGuid.P= cdAcpiBaseAddress|0x1800|UINT16|0x00010035 ## 32KB window gSiPkgTokenSpace= Guid.PcdMchMmioSize|0x8000|UINT32|0x50000000diff --git a/Silicon/Intel/Tige= rlakeSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf b/S= ilicon/Intel/TigerlakeSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PeiDxe= SmmPmcLib.inf index eba6db767c5c..c52a157c7d39 100644 --- a/Silicon/Intel/TigerlakeSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib= /PeiDxeSmmPmcLib.inf +++ b/Silicon/Intel/TigerlakeSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmc +++ Lib/PeiDxeSmmPmcLib.inf @@ -31,11 +31,12 @@ BaseMemoryLib [Packages] MdePkg/MdePkg.dec+IntelSiliconPkg/IntelSiliconPkg.dec Tigerlak= eSiliconPkg/SiPkg.dec [Pcd]-gSiPkgTokenSpaceGuid.PcdAcpiBaseAddress+gInte= lSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress gSiPkgTokenSpaceGuid.PcdTcoBas= eAddress [Sources]diff --git a/Silicon/Intel/TigerlakeSiliconPkg/IpBlock/P= mc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf b/S= ilicon/Intel/TigerlakeSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPri= vateLib/PeiDxeSmmPmcPrivateLibVer2.inf index 2bd57b79f035..32a4e9a07a76 100644 --- a/Silicon/Intel/TigerlakeSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSm= mPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf +++ b/Silicon/Intel/TigerlakeSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDx +++ eSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf @@ -27,11 +27,12 @@ PmcLib [Packages] MdePkg/MdePkg.dec+IntelSiliconPkg/IntelSiliconPkg.dec Tigerlak= eSiliconPkg/SiPkg.dec [Pcd]-gSiPkgTokenSpaceGuid.PcdAcpiBaseAddress+gInte= lSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress [FixedPcd] diff --git a/Silic= on/Intel/TigerlakeSiliconPkg/SiPkg.dec b/Silicon/Intel/TigerlakeSiliconPkg/= SiPkg.dec index 7cdbb3748155..991ca1555bf7 100644 --- a/Silicon/Intel/TigerlakeSiliconPkg/SiPkg.dec +++ b/Silicon/Intel/TigerlakeSiliconPkg/SiPkg.dec @@ -976,7 +976,6 @@ gMeConfigSpaceGuid.PcdHeciTimeoutsEnabled|TRUE|BOOLEAN|= 0x50000002 ## This value is used to set the base address of PCH devices gSiPkgTokenSp= aceGuid.PcdSmbusBaseAddress|0x0000EFA0|UINT16|0x00010031 gSiPkgTokenSpaceGu= id.PcdTcoBaseAddress|0x0400|UINT16|0x00010033-gSiPkgTokenSpaceGuid.PcdAcpiB= aseAddress|0x1800|UINT16|0x00010035 ## Stack size in the temporary RAM.di= ff --git a/Silicon/Intel/TigerlakeSiliconPkg/TigerlakeSiliconPkg.dsc b/Sili= con/Intel/TigerlakeSiliconPkg/TigerlakeSiliconPkg.dsc index 36df41f09fb4..f11305d266cb 100644 --- a/Silicon/Intel/TigerlakeSiliconPkg/TigerlakeSiliconPkg.dsc +++ b/Silicon/Intel/TigerlakeSiliconPkg/TigerlakeSiliconPkg.dsc @@ -60,6 +60,7 @@ gSiPkgTokenSpaceGuid.PcdSpaEnable |FAL= SE gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress |0xC0000000 gSiPkg= TokenSpaceGuid.PcdSiPciExpressBaseAddress |gEfiMdePkgTokenSpaceGuid= .PcdPciExpressBaseAddress gSiPkgTokenSpaceGuid.PcdTemporaryPciExpressRegion= Length |0x10000000+gIntelSiliconPkgTokenSpaceGuid.PcdAcpiBaseAddress = |0x1800 [PcdsDynamicDefault.common] gSiPkgTokenSpaceGuid.PcdPciExpressRegi= onLength |0x10000000--=20 2.37.2