From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga06.intel.com (mga06.intel.com [134.134.136.31]) by mx.groups.io with SMTP id smtpd.web11.5369.1627534389505506797 for ; Wed, 28 Jul 2021 21:53:09 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=d4mIdzdY; spf=pass (domain: intel.com, ip: 134.134.136.31, mailfrom: digant.h.solanki@intel.com) X-IronPort-AV: E=McAfee;i="6200,9189,10059"; a="273880357" X-IronPort-AV: E=Sophos;i="5.84,278,1620716400"; d="scan'208";a="273880357" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Jul 2021 21:53:06 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.84,278,1620716400"; d="scan'208";a="506957250" Received: from fmsmsx605.amr.corp.intel.com ([10.18.126.85]) by FMSMGA003.fm.intel.com with ESMTP; 28 Jul 2021 21:53:06 -0700 Received: from fmsmsx611.amr.corp.intel.com (10.18.126.91) by fmsmsx605.amr.corp.intel.com (10.18.126.85) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Wed, 28 Jul 2021 21:53:06 -0700 Received: from fmsmsx611.amr.corp.intel.com (10.18.126.91) by fmsmsx611.amr.corp.intel.com (10.18.126.91) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.10; Wed, 28 Jul 2021 21:53:05 -0700 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx611.amr.corp.intel.com (10.18.126.91) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.10 via Frontend Transport; Wed, 28 Jul 2021 21:53:05 -0700 Received: from NAM04-BN8-obe.outbound.protection.outlook.com (104.47.74.44) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2242.10; Wed, 28 Jul 2021 21:53:05 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Iy9NccS4akbWMCWhUslKCFC3f0TOMRkQqjWNtc2sMT28rcPBx5rXn4SNDrYxmp7aujkSvhEJ80XwGeEg2eyKgEAhC8tg+lXn7EYvIxiZiXTqaO2gobp7npH+29AQ8IDIaRUKnVv4hAsf3EdT7CvvCh4yx0W+DmUa/MTCIFWcPBbhGvDYmFtlNcwdC72OLW7BTxsiBtJaerhAurPuWrOZaHy5cYPG87w9Pzg434nxBHPlwYFMP/a2BuDT1Qg/vFa38r+yIvowWXgakTZCxWQwROwbqecep9wgm5+/uwq5r1oia/mXiRRoGTZla/P4jgmGrgpqLEkLXSt/zMcsGgju0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=57Y6Q/N7fAbOOC1rvLmswUCP1pv19ht0wP3YQ6iQi/s=; b=ceyJJ0QiNyiJY2Qp22ZeC6uG85EuhwHiYr2yLCgWzdUVvGGcn+4YOQ35Qj6ZifDBO4tBl1Z3p53KLf9KowFUrgkwCXkr92v+3By9DpktuHIV2tO4Vi0VsaA10Hwor6Ebx57gXgbOZruBp/7RoQAQIHOyJ4ng5GEz3m3qxWYmuwnLPOwYB/hMxd8bT5pwRnqMQGXKZnYbpWMz5hOIq/NC76ITgos0ISZLOOTOBealnrcY+a9vZjgEIFp1wi+529nX4wYoT2GMVxXTyQLVQjNv2qghlpyiFsBzpBZIFvoXawegeC3xxkivtTqMcsRzOMhBnCC6uMscsyWB0lAXmeUFDA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=57Y6Q/N7fAbOOC1rvLmswUCP1pv19ht0wP3YQ6iQi/s=; b=d4mIdzdYRGvLg8B5HXb5qQNEzEdq/ZxoMVNaH4RPSpEwAteak0VX45SPglu99XAjYHcRxit11masuhaeorsq0FWqt4Kqm1ys2Tn0tPcQjMrmW1iuLgUqYcmGfyZ5CODtZ6Uh2Pbo+Bd1i+M2e2yppKwVmAXFPKDRjmvX+rzboAY= Received: from SJ0PR11MB5584.namprd11.prod.outlook.com (2603:10b6:a03:3ba::8) by SJ0PR11MB5599.namprd11.prod.outlook.com (2603:10b6:a03:3af::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4352.26; Thu, 29 Jul 2021 04:53:02 +0000 Received: from SJ0PR11MB5584.namprd11.prod.outlook.com ([fe80::b0b3:f1f5:9cbc:c268]) by SJ0PR11MB5584.namprd11.prod.outlook.com ([fe80::b0b3:f1f5:9cbc:c268%9]) with mapi id 15.20.4373.020; Thu, 29 Jul 2021 04:53:02 +0000 From: "Digant H Solanki" To: "Chaganty, Rangasai V" , "devel@edk2.groups.io" CC: "Ni, Ray" , "S, Ashraf Ali" Subject: Re: [PATCH 3/3] IntelSiliconPkg: Add IgdOpRegion30.h to support IGD OpRegion v3.0 Thread-Topic: [PATCH 3/3] IntelSiliconPkg: Add IgdOpRegion30.h to support IGD OpRegion v3.0 Thread-Index: AQHXfu9XJdmfbKht/Uin8vvjIz/WpatYs2iAgAAB7ACAALftkA== Date: Thu, 29 Jul 2021 04:53:02 +0000 Message-ID: References: <20210722114654.18447-1-digant.h.solanki@intel.com> In-Reply-To: Accept-Language: en-IN, en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.5.1.3 authentication-results: intel.com; dkim=none (message not signed) header.d=none;intel.com; dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 49c7ff86-0fb8-46ad-b9d8-08d9524cbf35 x-ms-traffictypediagnostic: SJ0PR11MB5599: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:462; x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: zGV1vJg8IM0fBv5ZQChH3bhJFRjBZTk8oQJ9s0yzxP1yOOlJxz6hVkQQ/sGL494i7ypT3d2uc/gJAA7Q51Zuk4kwpa2AiBxJD1Sq+UtZlIJLcr8C4TxAfLWS97Rd9LwG4xwLENjkKOVrN9rmKlXM+eKQbhAcW6Pytp+jzXw7HzIr+MH7/Pdhmqky2uaVu+NZR3msBFifns5DJJtdUoxCSzfqfITp0PJCbawAJgEBz0bsWIyuY2rAdQZcKBELWbhl8r4cePOWk0cGbm+SOgR/BYuzifp+fYlfQlmfHyD0DdKqqqxFp30XScMcWcELZWQYPVUSHiEiS7lJ2bI90HGoPwRR37i53yzV2OuFYJ8dQlXEEr1NJQr6+iowaMRDuuNce8fuC/38e4kxeXRbYsXXvKNjj2YLAR1s3RZtn2exugv0t4EH4d6w92MP68czLO4/LMbD670W9JK5rMaivjCK5PMJw6eapjQzMQyRXHdwc8aB/rM5ZP35nTH52CL78XEX7qNP2XNdsoe7CjayeI0JDGZ7OWix7PbZqTV/lTh4HqQqGDGahplYVM9Z+lqdkHmjFefnlIIMQLwj6WBlmkC4iBdi1lPE8kvee/NaOf3FTF3FUOcfSIRFivoQfnlkyLydJhZwToamnULwIKr/lI2n9oyTJGu2y6nVkEbudY9GYHknqVUZS92f4Mjf8PoY8K5Rju6pkmUfyjP0apoGw/lW2UYJz0ZxufP1Uw2aN1ts/Fwkqvc2zIShOSvPTEHENQfjFuiGkNlbcBQRw02dtBGXc6n09936vnTXcm14u88sTyg= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SJ0PR11MB5584.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(6029001)(4636009)(136003)(396003)(39860400002)(376002)(346002)(366004)(26005)(71200400001)(7696005)(316002)(110136005)(38070700005)(5660300002)(52536014)(4326008)(55016002)(83380400001)(86362001)(54906003)(186003)(33656002)(107886003)(8676002)(478600001)(2906002)(64756008)(66446008)(76116006)(53546011)(66556008)(66476007)(6506007)(9686003)(8936002)(38100700002)(66946007)(122000001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?xlkCzajnWbL0yZfGgaDy87+FZGIVl+LDMqanijlRThHtwsS6cIepLcXBlqZ3?= =?us-ascii?Q?5J5edr08KBQMwLaMpqniJVSxR94YL0KQl2Bq+Ml/+CtTK3829KgvUCnAjKYM?= =?us-ascii?Q?9PPnywG363EtW9EVPaw/MUxe2sniYYoBQgktRK8P1UCwO6EbROy31xkesk2w?= =?us-ascii?Q?pcLeL6kqbPJlk9O4p4zw5sS6dqm+DwxuHx1D1rNPBfXZ/yKfCptOUpQSk5nT?= =?us-ascii?Q?P/axKxGQSIa+Woe8PyZus2qdm1+ZIWWjhsNCQ4Tuz3Q1VSC94r5wRHwR7TmS?= =?us-ascii?Q?+Nzc9+lyluqsjNXH0QGFRWe6Qsv9zgLJUFUQWTGz6XT/1Rjkp/Yw9EzLoN1P?= =?us-ascii?Q?VACke9tGrX23AHudkygzrQtWm+KLx5Toiy0jWbUXufHgViAgfwL38ifMmEMz?= =?us-ascii?Q?yKdbvBpqPJjTx9KCasI9hWtWHfmEsKuyk0sxUKeroTr2Y8FyXAhzh3l9Zca8?= =?us-ascii?Q?wzXvxv55BSVBcgZPF5DGq1CZ6AQOEZeS3FfgQU2FCnq4psPR7PKmkR6TugbE?= =?us-ascii?Q?GpafaapcrZt2zCX8MRiwdoGYfYqd9sYB66TYIn/Rci66LqfY0wbm73ojtuOA?= =?us-ascii?Q?llfb7QlSrTWGgBR7l6Sqp87c9o/5rDM4uroDuY2q1D1yFvYxPYzkrm6DJ1hh?= =?us-ascii?Q?tSTa3RqHLyOVki5MgYzJRuwJB6SqfRr9QkV3W0hjO6WL9OkQ7ZIhmp7D3uMM?= =?us-ascii?Q?Q4WBJDUgKNNcB1W2CW0b6lKgLPFVrHLN6cW6dNmsLpDaJGPwMYduk/Ur9ZOr?= =?us-ascii?Q?mymYe3PcP29X4sJDCBvQe+3edJ3o87XRqFoFRqvTjtKptFT5YQyCO+Fkmj2D?= =?us-ascii?Q?4Xnx8vDjjTCIhgMovl7AeneSDies+iU5Pw1ny0C+c1lCOYn0jy56nwcWGnL1?= =?us-ascii?Q?PajkfVgHRTI4d0N9wSEWZLg4mWIF/IwnhCJj2VNeouCR0QMhNLspFZopVtWZ?= =?us-ascii?Q?BJhf7pxUTRl8YZR/GGwgfLacstLJnyAocWwGBUbK/4yNaRnzqaXNG8Svlwp7?= =?us-ascii?Q?M5AYocHSZYdsqqWWhKTj5AZyN/6nZWqs6T6axn5UDjUCqnnkVUSc6mNW4Wvk?= =?us-ascii?Q?Vr14el+YpiJpZQUnyorqXT+j/EzEA96A58BhgMyjwvnGvQdRkNSEwt+9BIVF?= =?us-ascii?Q?WpikFcMLP3DfGQ4kZ4j1ecaNd41thjqCfo/Weu0EV3ecFYGLSilGXZOrxdsR?= =?us-ascii?Q?skS7n5yg2PH0Tedc2lSG3AWq9j1ehmhmX9WWOauADVw66Sae4DOEVASXWZBL?= =?us-ascii?Q?xNgDSzr2ibSYzn8xalmqZVkASYm2cOUM42sII4ssapgslpCnthm+C2ovQx2o?= =?us-ascii?Q?6448hQNESC7n9MRlIjPzc9l1?= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: SJ0PR11MB5584.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 49c7ff86-0fb8-46ad-b9d8-08d9524cbf35 X-MS-Exchange-CrossTenant-originalarrivaltime: 29 Jul 2021 04:53:02.7163 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: y0aZ3PuAXf8h+37Mmi0i1NsS7BFY81gmZlmVmPoM3C/xtGHFAms5E4FiUsi3N/3ZXjOV61z/K3AcQsTOESTQa+oLTcLr/mIvWuo1AdQ5AlQ= X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR11MB5599 Return-Path: digant.h.solanki@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Thanks for review and suggestion, Sai..!! -----Original Message----- From: Chaganty, Rangasai V =20 Sent: Wednesday, July 28, 2021 11:24 PM To: Solanki, Digant H ; devel@edk2.groups.io Cc: Ni, Ray ; S, Ashraf Ali Subject: RE: [PATCH 3/3] IntelSiliconPkg: Add IgdOpRegion30.h to support IG= D OpRegion v3.0 Digant, The notation "PATCH 3/3" indicates part 3 of a 3 patch series.=20 However since this is a single patch, the subject line could simply indicat= e [PATCH v3]. Something to consider for future reviews.=20 Thanks, Sai -----Original Message----- From: Chaganty, Rangasai V Sent: Wednesday, July 28, 2021 10:48 AM To: Solanki, Digant H ; devel@edk2.groups.io Cc: Ni, Ray ; S, Ashraf Ali Subject: RE: [PATCH 3/3] IntelSiliconPkg: Add IgdOpRegion30.h to support IG= D OpRegion v3.0 Reviewed-by: Sai Chaganty =20 -----Original Message----- From: Solanki, Digant H Sent: Thursday, July 22, 2021 4:47 AM To: devel@edk2.groups.io Cc: Solanki, Digant H ; Ni, Ray ; Chaganty, Rangasai V ; S, Ashraf Ali Subject: [PATCH 3/3] IntelSiliconPkg: Add IgdOpRegion30.h to support IGD Op= Region v3.0 REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3D3426 - There are many OpRegion fields obsoleted in MBOX1 - MBOX2 is re-purposed for Backlight related fields for dual LFP. - Backlight related fields moved to MBOX2 from MBOX3 and some fields are ob= soleted in MBOX3. Signed-off-by: Digant H Solanki Cc: Ray Ni Cc: Rangasai V Chaganty Cc: Ashraf Ali S --- Silicon/Intel/IntelSiliconPkg/Include/IndustryStandard/IgdOpRegion30.h | 1= 01 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++= +++++++++++++++++++++++++++++ 1 file changed, 101 insertions(+) diff --git a/Silicon/Intel/IntelSiliconPkg/Include/IndustryStandard/IgdOpRe= gion30.h b/Silicon/Intel/IntelSiliconPkg/Include/IndustryStandard/IgdOpRegi= on30.h new file mode 100644 index 0000000000..c9948ab55f --- /dev/null +++ b/Silicon/Intel/IntelSiliconPkg/Include/IndustryStandard/IgdOpRegion +++ 30.h @@ -0,0 +1,101 @@ +/** @file + IGD OpRegion definition from Intel Integrated Graphics Device=20 +OpRegion + Specification based on version 3.0. + + Copyright (c) 2021, Intel Corporation. All rights reserved.
+ SPDX-License-Identifier: BSD-2-Clause-Patent + +**/ +#ifndef _IGD_OPREGION_3_0_H_ +#define _IGD_OPREGION_3_0_H_ + +#include "IgdOpRegion.h" + +#define IGD_OPREGION_HEADER_MBOX2_VER_3_0 BIT5 + +#pragma pack(1) +/// +/// OpRegion Mailbox 1 - Public ACPI Methods /// Offset 0x100, Size +0x100 /// typedef struct { + UINT32 DRDY; ///< Offset 0x100 Driver Readiness + UINT32 CSTS; ///< Offset 0x104 Status + UINT32 CEVT; ///< Offset 0x108 Current Event + UINT8 RM11[0x14]; ///< Offset 0x10C Reserved Must be Zero + UINT32 DIDL[8]; ///< Offset 0x120 Supported Display Devices ID Lis= t + UINT32 CPDL[8]; ///< Offset 0x140 obsolete + UINT32 CADL[8]; ///< Offset 0x160 obsolete + UINT32 NADL[8]; ///< Offset 0x180 obsolete + UINT32 ASLP; ///< Offset 0x1A0 ASL Sleep Time Out + UINT32 TIDX; ///< Offset 0x1A4 obsolete + UINT32 CHPD; ///< Offset 0x1A8 obsolete + UINT32 CLID; ///< Offset 0x1AC Current Lid State Indicator + UINT32 CDCK; ///< Offset 0x1B0 Current Docking State Indicator + UINT32 SXSW; ///< Offset 0x1B4 obsolete + UINT32 EVTS; ///< Offset 0x1B8 obsolete + UINT32 CNOT; ///< Offset 0x1BC obsolete + UINT32 NRDY; ///< Offset 0x1C0 Driver Status + UINT8 DID2[0x1C]; ///< Offset 0x1C4 Extended Supported Devices ID Li= st (DOD) + UINT8 CPD2[0x1C]; ///< Offset 0x1E0 obsolete + UINT8 RM12[4]; ///< Offset 0x1FC - 0x1FF Reserved Must be zero +} IGD_OPREGION_MBOX1_VER_3_0; + +/// +/// OpRegion Mailbox 2 - Backlight communication /// Offset 0x200, Size +0x100 /// typedef struct { + UINT32 BCL1; ///< Offset 0x200 Backlight Brightness for LFP1 + UINT32 BCL2; ///< Offset 0x204 Backlight Brightness for LFP2 + UINT32 CBL1; ///< Offset 0x208 Current User Brightness Level fo= r LFP1 + UINT32 CBL2; ///< Offset 0x20C Current User Brightness Level fo= r LFP2 + UINT32 BCM1[0x1E]; ///< Offset 0x210 Backlight Brightness Levels Duty= Cycle Mapping Table for LFP1 + UINT32 BCM2[0x1E]; ///< Offset 0x288 Backlight Brightness Levels Duty= Cycle Mapping Table for LFP2 +} IGD_OPREGION_MBOX2_VER_3_0; + +/// +/// OpRegion Mailbox 3 - BIOS/Driver Notification - ASLE Support ///=20 +Offset 0x300, Size 0x100 /// typedef struct { + UINT32 ARDY; ///< Offset 0x300 obsolete + UINT32 ASLC; ///< Offset 0x304 obsolete + UINT32 TCHE; ///< Offset 0x308 obsolete + UINT32 ALSI; ///< Offset 0x30C obsolete + UINT32 BCLP; ///< Offset 0x310 obsoleted in ver 3.0, moved to M= ailbox 2. + UINT32 PFIT; ///< Offset 0x314 obsolete + UINT32 CBLV; ///< Offset 0x318 obsoleted in ver 3.0, moved to M= ailbox 2. + UINT16 BCLM[0x14]; ///< Offset 0x31C obsoleted in ver 3.0, moved to M= ailbox 2. + UINT32 CPFM; ///< Offset 0x344 obsolete + UINT32 EPFM; ///< Offset 0x348 obsolete + UINT8 PLUT[0x4A]; ///< Offset 0x34C obsolete + UINT32 PFMB; ///< Offset 0x396 obsolete + UINT32 CCDV; ///< Offset 0x39A obsolete + UINT32 PCFT; ///< Offset 0x39E obsolete + UINT32 SROT; ///< Offset 0x3A2 obsolete + UINT32 IUER; ///< Offset 0x3A6 obsolete + UINT64 FDSS; ///< Offset 0x3AA obsolete + UINT32 FDSP; ///< Offset 0x3B2 obsolete + UINT32 STAT; ///< Offset 0x3B6 obsolete + UINT64 RVDA; ///< Offset 0x3BA Physical address of Raw VBT data= . Added from Spec Version 0.90 to support VBT greater than 6KB. + UINT32 RVDS; ///< Offset 0x3C2 Size of Raw VBT data. Added from= Spec Version 0.90 to support VBT greater than 6KB. + UINT8 VRSR; ///< Offset 0x3C6 Video RAM Self Refresh + UINT64 DLHP; ///< Offset 0x3C7 Dual LFP Hinge Alignment Paramet= ers + UINT8 RM32[0x31]; ///< Offset 0x3CF - 0x3FF Reserved Must be zero. +} IGD_OPREGION_MBOX3_VER_3_0; + +/// +/// IGD OpRegion Structure +/// +typedef struct { + IGD_OPREGION_HEADER Header; ///< OpRegion header (Offset 0x0, Si= ze 0x100) + IGD_OPREGION_MBOX1_VER_3_0 MBox1; ///< Mailbox 1: Public ACPI=20 +Methods (Offset 0x100, Size 0x100) + IGD_OPREGION_MBOX2_VER_3_0 MBox2; ///< Mailbox 2: Backlight=20 +communication (Offset 0x200, Size 0x100) + IGD_OPREGION_MBOX3_VER_3_0 MBox3; ///< Mailbox 3: BIOS to Driver Notif= ication (Offset 0x300, Size 0x100) + IGD_OPREGION_MBOX4 MBox4; ///< Mailbox 4: Video BIOS Table (VB= T) (Offset 0x400, Size 0x1800) + IGD_OPREGION_MBOX5 MBox5; ///< Mailbox 5: BIOS to Driver Notif= ication Extension (Offset 0x1C00, Size 0x400) +} IGD_OPREGION_STRUCTURE_VER_3_0; +#pragma pack() + +#endif -- 2.30.2.windows.1