From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail02.groups.io (mail02.groups.io [66.175.222.108]) by spool.mail.gandi.net (Postfix) with ESMTPS id 93E61D804A2 for ; Tue, 22 Aug 2023 09:42:23 +0000 (UTC) DKIM-Signature: a=rsa-sha256; bh=7014jysGxiEjJMbnzFA+JVZHpJK5q0gbuVO+lnt0X+U=; c=relaxed/simple; d=groups.io; h=ARC-Seal:ARC-Message-Signature:ARC-Authentication-Results:From:To:CC:Subject:Thread-Topic:Thread-Index:Date:Message-ID:References:In-Reply-To:Accept-Language:msip_labels:MIME-Version:Precedence:List-Subscribe:List-Help:Sender:List-Id:Mailing-List:Delivered-To:Reply-To:List-Unsubscribe-Post:List-Unsubscribe:Content-Language:Content-Type:Content-Transfer-Encoding; s=20140610; t=1692697342; v=1; b=Z3sFPSTtMD/NQC86eQ/wbvINE9tllUuV9F32G+jIxpz3OpT95/kytWbUtvHbB4W4RG9VbEwJ c9NeKBCfTgFu66jcllO7ZEnul3LjKRvOq1rECeEVNg84FOB9Ksrow6XyL0aRbg+b7Gix8xtpoFh SA9LSAuUqhHOyAvfDH6aVmp8= X-Received: by 127.0.0.2 with SMTP id sWYyYY7687511xcUEgRiq3cm; Tue, 22 Aug 2023 02:42:22 -0700 X-Received: from NAM04-DM6-obe.outbound.protection.outlook.com (NAM04-DM6-obe.outbound.protection.outlook.com [40.107.102.117]) by mx.groups.io with SMTP id smtpd.web11.4553.1692697341076431707 for ; Tue, 22 Aug 2023 02:42:21 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=lpRxy6ACOZTyJ4wtabnWbkET7bkiEjfDkAuSaSC91uQ+7iKCi7Ukve5Q/j4Eop16Bp6oJBts1iogfpnkVDpbEgRdJ2Kxsygz/7dqj1z/PxyC9oLBlwtUdi/UdxMmyjrNZci3tkzuFgJcJu05V82VjEUzLnmYjzY11Wh7BjQj8aRpxEw0gvXEBqUiyH6vmJ3/wndFqdKEk5Mog28wAs8CxxJMCg+Wmuiv5JNGjcA0UT9zDsRFpwOITU7i2ezkeTO6aBcKv3wdMkC+4IAkcgRDgPRVYtEGzahaaRFJHyFrNDSneRr0Nmg4FHsEbqKSkFf1ejmD39akC6Bh7YYA0EHDXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=VTWJupXsLV52D+q4euQNQ/PG6KVk3Rg4K4j3kvVos4M=; b=FPSNt+MCrAcP36mrgipxOnssYKxoCTIr6kzdBYM14KLYmyLx8WOf47iIkLFSOqV5JBWPW6glTkpUnmn8ToNhkdGDLvFLPOsA7WEVrf3fVOtWLWEC+IkYHFuJltT+RWsZvEZfKk+DFJSoY2YnlMxkSd0XGoQSboMvZ9bkDzJMD89x3QK8si+EcZxedfca6dauE6rNKs0XkTSdkOFH3hYzI9xWbREREqfbbyhSoFYxyaX9PcIrq25An+NQdUOtEvikyKE+qKeawmhpIhnNmql6Kapb1S2s18ugKTwder6cCX3C9GT/C7b3Smr0JFLPQ6nqdXmk5UDJh8/sTQUjGvE1MQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=os.amperecomputing.com; dmarc=pass action=none header.from=os.amperecomputing.com; dkim=pass header.d=os.amperecomputing.com; arc=none X-Received: from SN6PR01MB4656.prod.exchangelabs.com (2603:10b6:805:cf::31) by BY3PR01MB6593.prod.exchangelabs.com (2603:10b6:a03:356::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6699.25; Tue, 22 Aug 2023 09:42:15 +0000 X-Received: from SN6PR01MB4656.prod.exchangelabs.com ([fe80::fafc:48fd:4f97:5aac]) by SN6PR01MB4656.prod.exchangelabs.com ([fe80::fafc:48fd:4f97:5aac%4]) with mapi id 15.20.6699.020; Tue, 22 Aug 2023 09:42:15 +0000 From: "Chris Li OS via groups.io" To: "Nong, Foster" , "Kinney, Michael D" , "devel@edk2.groups.io" , "Gao, Liming" CC: "Yao, Jiewen" , "Ni, Ray" , Open Source Submission Subject: Re: [edk2-devel] [PATCH v3 1/1] MdePkg: Add Cxl20.h into IndustryStandard Thread-Topic: [edk2-devel] [PATCH v3 1/1] MdePkg: Add Cxl20.h into IndustryStandard Thread-Index: AQHZ0bZm3zu5NW01xUKbgBkIrKpupq/wLkWAgAPUnoCAAhIdLg== Date: Tue, 22 Aug 2023 09:42:15 +0000 Message-ID: References: In-Reply-To: Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_Enabled=True;MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_SiteId=3bc2b170-fd94-476d-b0ce-4229bdc904a7;MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_SetDate=2023-08-22T09:42:13.009Z;MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_Name=Confidential;MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_ContentBits=0;MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_Method=Standard; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: SN6PR01MB4656:EE_|BY3PR01MB6593:EE_ x-ms-office365-filtering-correlation-id: ae18ac17-50af-44f4-af83-08dba2f41168 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam-message-info: /kjIEuSOxhMTusAVt61rO6MvRyN5MF3VSoYGzMry6IInO8BNds9JSh3O34M9oiApwb3cXXX46aT1VICzu7WZ20WzGa3jXw0UrtNGWnHtRSZzzFii5H6jC9x6g8n3QoVj0yzFOFQq8wXna+k/8qjkUxA7YWBNLeh/mHcFTc9y+VLXWE5A3KYNP+7I23xATyY0pH0Cd3bhzaoP4abvHf4gvbHsl7h3PtQ3rOPnccJKUgZlvYNddhcCGVuGnT17wqVG0O6gTer2Z8bRFPhPynAEhfVPRYsMCr71ri2Pmld0oxgdnxg1Oiu1n9HYPm8AlkARuuGZwxfRhqgLMauQAK1luvLcv2z7HtDYo2PnKgF8ayP/Ir7wB3jKfQssF8+p2cnWO217q4DqdT9E/SVhtilXhZFkVz85OSLHVaLLkOSxa3AId3Vl4QgIdKRgsBJxBwH3NzqrCGQpjompQFvz1omOqm4ttvPAsen82Vkm0N494nHSyOgESdAutWDgK7fo1WPP4bvorVIi/8yLwATtwUBrXW20luiYtb7QThZYCYR6cFQyErZBHWa8nNuG4xTuj3J6p84Q36MJDb8j5z6S0rxeefClwpSHQkdWdI4rU7xtB2g= x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?iso-8859-1?Q?FChr9rJT1wu+u6BqWqBHUhlc9QJ/3fyFj8hNzvrFTmQ0diZJRyfJLARw7t?= =?iso-8859-1?Q?AvSNr1qRWQ1cWHjV/7SxePxQVtt3N2YPJ0AbWsNGSd86+h/BJMOLvMspH4?= =?iso-8859-1?Q?74z5Oxz1LOqbslDBA8hmyNAm46O72BTcs+ZafHd/e/HkpRecZfRRxwYPPE?= =?iso-8859-1?Q?oFvEJzRuIRtk8vhkCNM0X2V/OLsInL6Sjv43NK9jUf/OGIO6P/PTDZEuv6?= =?iso-8859-1?Q?ETnic1xF77CiLp3p5gN9bXAPdGPDI0XJQJX366KWeNAj/xxCghlPYEowd8?= =?iso-8859-1?Q?sSUUY5NpW/Tp+/li98boOnBK+HcsWBhGzspEOMAgZTNayCWW7oLQtFiS66?= =?iso-8859-1?Q?4cmvLVWE23NEnuv/CH7SOJIa4mijIO9VHZKgcj8HUF/q0ulI/8gGmRFiz5?= =?iso-8859-1?Q?6Y0y6OHgGx78HWw5n89cqIhgAgx4VasFsztacLRbF/APJdjVsZd/7al+Uo?= =?iso-8859-1?Q?4rTqsiuVQoz70UFdaKa0cjvUTRDmg7S4S/o1L4ukrvnpU6J0cvp1dkzVMf?= =?iso-8859-1?Q?tc2yOEKPRZ/vT5ocK4dA27PggMiNEeDM7wjK848HqFdxxv6aBrSt4ovNVk?= =?iso-8859-1?Q?j1esLIodkEHO7SvquQlXnU+xqf0McKILbo3Oc84rgB8q1EPmLhJpo0eyQK?= =?iso-8859-1?Q?RJdsOBWPqzj166J3PP6W8g5SMaAaLyM0Ks6fzuVU9Qeu7SWVshQs18MLx6?= =?iso-8859-1?Q?EzpY2FSQyt4QPkC0DcbJE1geX94uJhUnEPORfuL4mqr9uiYnKEHWrD5A+t?= =?iso-8859-1?Q?PuwQqEpExlVMQ6+fnqtrADBC+lwJigCT5E0fjP/54sqHr9q8O8KNds7K2x?= =?iso-8859-1?Q?Qy3XWhGxAOX3GfIocSvYUNc2kZY1zglHxShZgXw+pXu83b0WUrtmjcjaCf?= =?iso-8859-1?Q?jKWcA9NHe2ZbunJhZUVagHawkctivJbz7QNtwkSLNvLJbp4FAah6HMfZ43?= =?iso-8859-1?Q?zNIh93GJy1aVc4WViGHvPdwoQr3U6KBtpi2OM5ZLvflM2HQPrIBEug46OE?= =?iso-8859-1?Q?lplKwfG/uAIYMs5PGmWQoFPp2fcfpZPVtLobqxEgT+nwjNAmUB2yGAlA3e?= =?iso-8859-1?Q?/zfELIB5W56XjUEQKPcWGDS24fni5EmVYWGmtRS/cGeJ3dkQM16+irhdIq?= =?iso-8859-1?Q?U62T232QXiZkI6YpRVIMBamT89r3S3G4WJ0rSBLLLR0sI2gDFhksW9Ahaa?= =?iso-8859-1?Q?eCLyrPQl1+z6vpo6yCxfltGtHqvSoWmLRigwFbT/PeJlui7SiTq829XopV?= =?iso-8859-1?Q?s4ZRdvj8oeHtP4ERkP8E/prYNae/fpmcek7GkWKzkm8RDQe7QAjt9WOnSs?= =?iso-8859-1?Q?Oun3l/lMRndZoTuViipb+4wyiXZaSk4FWRwFx69IKMBBMeth5GhSEhN7Ev?= =?iso-8859-1?Q?ujLl++44mdyVg6MOcy2J4I1OHUfxRJgSgAxyAHGkuRnuAvXJTQW3wpVaTl?= =?iso-8859-1?Q?pVejgSUtf54jglMTz169MY/4nkfQGOkZ4M4ese7dnfG9eu4HgPa4omNfUb?= =?iso-8859-1?Q?s65nck6F2JKAzxGrULHZu7LkEl4trkECY4+HYTmkJpphfB+YAEtM31739n?= =?iso-8859-1?Q?HyfD1F1uzmEBaH3PejBNQkReQFaYAYeOB8csu2JAxyPMfkd0nG2ugvf//h?= =?iso-8859-1?Q?h2aIUGPuF9OSeO6gUSGuShsMbSHBB/iC4oYBm27rqOzUQkqZ/X9S82aQ?= =?iso-8859-1?Q?=3D=3D?= MIME-Version: 1.0 X-OriginatorOrg: os.amperecomputing.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: SN6PR01MB4656.prod.exchangelabs.com X-MS-Exchange-CrossTenant-Network-Message-Id: ae18ac17-50af-44f4-af83-08dba2f41168 X-MS-Exchange-CrossTenant-originalarrivaltime: 22 Aug 2023 09:42:15.0784 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3bc2b170-fd94-476d-b0ce-4229bdc904a7 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: mLTLm8VoGk4a4nQsM8hKFI0MVkEdISLA50qbO8MD2PybvkYGYe6zpGH+v0W8/T6bTWgfR+5Agqu9UG6LNamf0/opsHrNuVI171O+WC6KdTQ1gNcx8VWm234UTv53GdUA X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY3PR01MB6593 Precedence: Bulk List-Subscribe: List-Help: Sender: devel@edk2.groups.io List-Id: Mailing-List: list devel@edk2.groups.io; contact devel+owner@edk2.groups.io Reply-To: devel@edk2.groups.io,chrisli@os.amperecomputing.com List-Unsubscribe-Post: List-Unsubscribe=One-Click List-Unsubscribe: X-Gm-Message-State: bD04gQOkswNarSgt9REqWZIix7686176AA= Content-Language: en-US Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable X-GND-Status: LEGIT Authentication-Results: spool.mail.gandi.net; dkim=pass header.d=groups.io header.s=20140610 header.b=Z3sFPSTt; spf=pass (spool.mail.gandi.net: domain of bounce@groups.io designates 66.175.222.108 as permitted sender) smtp.mailfrom=bounce@groups.io; dmarc=none; arc=reject ("signature check failed: fail, {[1] = sig:microsoft.com:reject}") Hi Mike and Foster, So the preferred definition is as below? RegisterBlock[]; // offset 0x0C ________________________________________ From: Nong, Foster Sent: Monday, August 21, 2023 9:59 AM To: Kinney, Michael D; Chris Li OS; devel@edk2.groups.io; Gao, Liming Cc: Yao, Jiewen; Ni, Ray; Open Source Submission Subject: RE: [edk2-devel] [PATCH v3 1/1] MdePkg: Add Cxl20.h into IndustryS= tandard Hi Mike, Yes. In CXL SPEC chapter 8.1.9, the number of register blocks need calcu= late from DVSEC length value of DVSEC header1 register. -----Original Message----- From: Kinney, Michael D Sent: Friday, August 18, 2023 11:30 PM To: Chris Li OS ; devel@edk2.groups.io; Non= g, Foster ; Gao, Liming Cc: Yao, Jiewen ; Ni, Ray ; Open So= urce Submission ; Kinney, Michael D Subject: RE: [edk2-devel] [PATCH v3 1/1] MdePkg: Add Cxl20.h into IndustryS= tandard Is RegisterBlock a flexible array member? If so, then [] is the compatible syntax. Mike > -----Original Message----- > From: Chris Li OS > Sent: Friday, August 18, 2023 2:29 AM > To: devel@edk2.groups.io; Nong, Foster ; Gao, > Liming > Cc: Yao, Jiewen ; Ni, Ray ; > Kinney, Michael D ; Open Source Submission > > Subject: [edk2-devel] [PATCH v3 1/1] MdePkg: Add Cxl20.h into > IndustryStandard > > Absorbed Foster's input with minor delta. > @Nong, Foster @Liming and all kindly help review/vote again. > > One change compared with Intel's proposal is the below line, we prefer > [1] style to be safer to work across all compilers. > Let us know if you folks have different suggestions here. > > > - CXL_DVSEC_REGISTER_LOCATOR_REGISTER_BLOCK > RegisterBlock[0]; // offset 0x0C > + CXL_DVSEC_REGISTER_LOCATOR_REGISTER_BLOCK > RegisterBlock[1]; // offset 0x0C > > > Thanks all! > > ----- > 1) Add CXL 2.0 header file to comply with CXL 2.0 specification > 2) CXL 2.0 header will embed Cxl11.h > 3) Updated Cxl.h to point to 2.0 header file > > Signed-off-by: Chris Li > --- > MdePkg/Include/IndustryStandard/Cxl.h | 2 +- > MdePkg/Include/IndustryStandard/Cxl20.h | 465 > ++++++++++++++++++++++++ > 2 files changed, 466 insertions(+), 1 deletion(-) create mode 100644 > MdePkg/Include/IndustryStandard/Cxl20.h > > diff --git a/MdePkg/Include/IndustryStandard/Cxl.h > b/MdePkg/Include/IndustryStandard/Cxl.h > index 06c1230e3e..9ad3242e25 100644 > --- a/MdePkg/Include/IndustryStandard/Cxl.h > +++ b/MdePkg/Include/IndustryStandard/Cxl.h > @@ -12,7 +12,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent > #ifndef _CXL_MAIN_H_ #define _CXL_MAIN_H_ > > -#include > +#include > // > // CXL assigned new Vendor ID > // > diff --git a/MdePkg/Include/IndustryStandard/Cxl20.h > b/MdePkg/Include/IndustryStandard/Cxl20.h > new file mode 100644 > index 0000000000..a5fe22b4a2 > --- /dev/null > +++ b/MdePkg/Include/IndustryStandard/Cxl20.h > @@ -0,0 +1,465 @@ > +/** @file > + CXL 2.0 Register definitions > + > + This file contains the register definitions based on the Compute > Express Link > + (CXL) Specification Revision 2.0. > + > + Copyright (c) 2023, Ampere Computing LLC. All rights reserved.
> + > + SPDX-License-Identifier: BSD-2-Clause-Patent > + > +**/ > +#ifndef CXL20_H_ > +#define CXL20_H_ > + > +#include > + > +// > +// CXL DVSEC IDs > +// Compute Express Link Specification Revision 2.0 - Chapter 8.1.1 // > +#define CXL_DVSEC_ID_PCIE_DVSEC_FOR_CXL_DEVICE 0x0 > +#define CXL_DVSEC_ID_NON_CXL_FUNCTION_MAP 0x2 > +#define CXL_DVSEC_ID_CXL20_EXTENSIONS_DVSEC_FOR_PORTS 0x3 > +#define CXL_DVSEC_ID_GPF_DVSEC_FOR_CXL_PORTS 0x4 > +#define CXL_DVSEC_ID_GPF_DVSEC_FOR_CXL_DEVICES 0x5 > +#define CXL_DVSEC_ID_PCIE_DVSEC_FOR_FLEX_BUS_PORT 0x7 > +#define CXL_DVSEC_ID_REGISTER_LOCATOR 0x8 > +#define CXL_DVSEC_ID_MLD 0x9 > +#define CXL_DVSEC_ID_PCIE_DVSEC_FOR_TEST_CAPABILITY 0xA > + > +// > +// Register Block ID > +// Compute Express Link Specification Revision 2.0 - Chapter 8.1.9.1 > +// > +#define CXL_REGISTER_BLOCK_ID_EMPTY 0x0 > +#define CXL_REGISTER_BLOCK_ID_COMPONENT 0x1 > +#define CXL_REGISTER_BLOCK_ID_BAR_VIRTUALIZATION_ACL 0x2 > +#define CXL_REGISTER_BLOCK_ID_DEVICE 0x3 > + > +// > +// CXL component register layout > +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.4 // > +//|------------------------------------| > +//|--------- Range & Type -------------| > +//|------------------------------------| IO Base - 0KB > +//| (0KB - 4KB)IO Regs | > +//|------------------------------------| Cache and Mem Base - 4KB > +//| {4KB - 8KB)Cache & Mem Regs | > +//|------------------------------------| Implementation Spec Regs > +Base - > 8KB > +//| (8KB - 56KB)Implement Spec Regs| > +//|------------------------------------| ARB/Mux Regs Base - 56KB > +//| (56KB - 57KB)ARBMUX Regs | > +//|------------------------------------| Reserved Base - 57KB > +//| (57KB - 63KB)Reserved | > +//|------------------------------------| End 64KB // // Component > +Register Block Register Ranges Offset // > +#define CXL_COMPONENT_REGISTER_RANGE_OFFSET_IO 0x0 > +#define CXL_COMPONENT_REGISTER_RANGE_OFFSET_CACHE_MEM 0x1000 > +#define CXL_COMPONENT_REGISTER_RANGE_OFFSET_ARB_MUX 0xE000 > + > + > +// > +// CXL Cache Memory Capability IDs > +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.5 // > +#define CXL_CACHE_MEM_CAPABILITY_ID_CXL 0x1 > +#define CXL_CACHE_MEM_CAPABILITY_ID_RAS 0x2 > +#define CXL_CACHE_MEM_CAPABILITY_ID_SECURITY 0x3 > +#define CXL_CACHE_MEM_CAPABILITY_ID_LINK 0x4 > +#define CXL_CACHE_MEM_CAPABILITY_ID_HDM_DECODER 0x5 > +#define CXL_CACHE_MEM_CAPABILITY_ID_EXTENDED_SECURITY 0x6 > +#define CXL_CACHE_MEM_CAPABILITY_ID_IDE 0x7 > +#define CXL_CACHE_MEM_CAPABILITY_ID_SNOOP_FILTER 0x8 > +#define CXL_CACHE_MEM_CAPABILITY_ID_MASK 0xFFFF > + > +// > +// Generic CXL Device Capability IDs 0x0000 ~ 0x3FFF // Compute > +Express Link Specification Revision 2.0 - Chapter 8.2.8.2.1 // > +#define CXL_DEVICE_CAPABILITY_ID_CAPABILITIES_ARRAY_REGISTER 0x0000 > +#define CXL_DEVICE_CAPABILITY_ID_DEVICE_STATUS 0x0001 > +#define CXL_DEVICE_CAPABILITY_ID_PRIMARY_MAILBOX 0x0002 > +#define CXL_DEVICE_CAPABILITY_ID_SECONDARY_MAILBOX 0x0003 > + > +// > +// Specific CXL Device Capability IDs 0x4000 ~ 0x7FFF // Compute > +Express Link Specification Revision 2.0 - Chapter 8.2.8.2.1 > and 8.2.8.5 > + > +// > +#define CXL_DEVICE_CAPABILITY_ID_MEMORY_DEVICE_STATUS 0x4000 > +#define CXL_DEVICE_CAPABILITY_ID_MASK 0xFFFF > + > +// > +// Memory Device Status > +// Compute Express Link Specification Revision 2.0 - Chapter > +8.2.8.5.1.1 // > +#define CXL_MEM_DEVICE_MEDIA_STATUS_NOT_READY 0x0 > +#define CXL_MEM_DEVICE_MEDIA_STATUS_READY 0x1 > +#define CXL_MEM_DEVICE_MEDIA_STATUS_ERROR 0x2 > +#define CXL_MEM_DEVICE_MEDIA_STATUS_DISABLED 0x3 > + > +// > +// Ensure proper structure formats > +// > +#pragma pack(1) > + > +// > +// PCIe DVSEC for CXL Device > +// Compute Express Link Specification Revision 2.0 - Chapter 8.1.3 // > +typedef union { > + struct { > + UINT16 CacheCapable : 1; // bit 0 > + UINT16 IoCapable : 1; // bit 1 > + UINT16 MemCapable : 1; // bit 2 > + UINT16 MemHwInitMode : 1; // bit 3 > + UINT16 HdmCount : 2; // bit 4..5 > + UINT16 CacheWriteBackAndInvalidateCapable : 1; // bit 6 > + UINT16 CxlResetCapable : 1; // bit 7 > + UINT16 CxlResetTimeout : 3; // bit 8..10 > + UINT16 CxlResetMemClrCapable : 1; // bit 11 > + UINT16 Reserved : 1; // bit 12 > + UINT16 MultipleLogicalDevice : 1; // bit 13 > + UINT16 ViralCapable : 1; // bit 14 > + UINT16 PmInitCompletionReportingCapable : 1; // bit 15 > + } Bits; > + UINT16 Uint16; > +} CXL_DVSEC_CXL_DEVICE_CAPABILITY; > + > +typedef union { > + struct { > + UINT16 CacheEnable : 1; // bit 0 > + UINT16 IoEnable : 1; // bit 1 > + UINT16 MemEnable : 1; // bit 2 > + UINT16 CacheSfCoverage : 5; // bit 3..7 > + UINT16 CacheSfGranularity : 3; // bit 8..10 > + UINT16 CacheCleanEviction : 1; // bit 11 > + UINT16 Reserved1 : 2; // bit 12..13 > + UINT16 ViralEnable : 1; // bit 14 > + UINT16 Reserved2 : 1; // bit 15 > + } Bits; > + UINT16 Uint16; > +} CXL_DVSEC_CXL_DEVICE_CONTROL; > + > +typedef union { > + struct { > + UINT16 Reserved1 : 14; // bit 0..13 > + UINT16 ViralStatus : 1; // bit 14 > + UINT16 Reserved2 : 1; // bit 15 > + } Bits; > + UINT16 Uint16; > +} CXL_DVSEC_CXL_DEVICE_STATUS; > + > +typedef union { > + struct { > + UINT16 DisableCaching : 1; // bit 0 > + UINT16 InitiateCacheWriteBackAndInvalidate : 1; // bit 1 > + UINT16 InitiateCxlReset : 1; // bit 2 > + UINT16 CxlResetMemClrEnable : 1; // bit 3 > + UINT16 Reserved : 12; // bit 4..15 > + } Bits; > + UINT16 Uint16; > +} CXL_DVSEC_CXL_DEVICE_CONTROL2; > + > +typedef union { > + struct { > + UINT16 CacheInvalid : 1; // bit 0 > + UINT16 CxlResetComplete : 1; // bit 1 > + UINT16 Reserved : 13; // bit > 2..14 > + UINT16 PowerManagementInitialzationComplete : 1; // bit > 15 > + } Bits; > + UINT16 Uint16; > +} CXL_DVSEC_CXL_DEVICE_STATUS2; > + > +typedef union { > + struct { > + UINT16 ConfigLock : 1; // bit 0 > + UINT16 Reserved : 15; // bit 1..15 > + } Bits; > + UINT16 Uint16; > +} CXL_DVSEC_CXL_DEVICE_LOCK; > + > +typedef union { > + struct { > + UINT16 CacheSizeUnit : 4; // bit 0..3 > + UINT16 Reserved : 4; // bit 4..7 > + UINT16 CacheSize : 8; // bit 8..15 > + } Bits; > + UINT16 Uint16; > +} CXL_DVSEC_CXL_DEVICE_CAPABILITY2; > + > +typedef union { > + struct { > + UINT32 MemorySizeHigh : 32; // bit 0..31 > + } Bits; > + UINT32 Uint32; > +} CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_HIGH; > + > +typedef union { > + struct { > + UINT32 MemoryInfoValid : 1; // bit 0 > + UINT32 MemoryActive : 1; // bit 1 > + UINT32 MediaType : 3; // bit 2..4 > + UINT32 MemoryClass : 3; // bit 5..7 > + UINT32 DesiredInterleave : 5; // bit 8..12 > + UINT32 MemoryActiveTimeout : 3; // bit 13..15 > + UINT32 Reserved : 12; // bit 16..27 > + UINT32 MemorySizeLow : 4; // bit 28..31 > + } Bits; > + UINT32 Uint32; > +} CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_LOW; > + > +typedef union { > + struct { > + UINT32 MemoryBaseHigh : 32; // bit 0..31 > + } Bits; > + UINT32 Uint32; > +} CXL_DVSEC_CXL_DEVICE_RANGE_BASE_HIGH; > + > +typedef union { > + struct { > + UINT32 Reserved : 28; // bit 0..27 > + UINT32 MemoryBaseLow : 4; // bit 28..31 > + } Bits; > + UINT32 Uint32; > +} CXL_DVSEC_CXL_DEVICE_RANGE_BASE_LOW; > + > + > +typedef struct { > + PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header; > // offset 0x00 > + PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_1 DvsecHeader1; > // offset 0x04 > + PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_2 DvsecHeader2; > // offset 0x08 > + CXL_DVSEC_CXL_DEVICE_CAPABILITY DeviceCapability; > // offset 0x0A > + CXL_DVSEC_CXL_DEVICE_CONTROL DeviceControl; > // offset 0x0C > + CXL_DVSEC_CXL_DEVICE_STATUS DeviceStatus; > // offset 0x0E > + CXL_DVSEC_CXL_DEVICE_CONTROL2 DeviceControl2; > // offset 0x10 > + CXL_DVSEC_CXL_DEVICE_STATUS2 DeviceStatus2; > // offset 0x12 > + CXL_DVSEC_CXL_DEVICE_LOCK DeviceLock; > // offset 0x14 > + CXL_DVSEC_CXL_DEVICE_CAPABILITY2 DeviceCapability2; > // offset 0x16 > + CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_HIGH > DeviceRange1SizeHigh; // offset 0x18 > + CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_LOW > DeviceRange1SizeLow; // offset 0x1C > + CXL_DVSEC_CXL_DEVICE_RANGE_BASE_HIGH > DeviceRange1BaseHigh; // offset 0x20 > + CXL_DVSEC_CXL_DEVICE_RANGE_BASE_LOW > DeviceRange1BaseLow; // offset 0x24 > + CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_HIGH > DeviceRange2SizeHigh; // offset 0x28 > + CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_LOW > DeviceRange2SizeLow; // offset 0x2C > + CXL_DVSEC_CXL_DEVICE_RANGE_BASE_HIGH > DeviceRange2BaseHigh; // offset 0x30 > + CXL_DVSEC_CXL_DEVICE_RANGE_BASE_LOW > DeviceRange2BaseLow; // offset 0x34 > +} CXL_DVSEC_CXL_DEVICE; > + > +#define CXL_DVSEC_CXL_DEVICE_REVISION_1 0x1 > + > +// > +// Register Locator DVSEC > +// Compute Express Link Specification Revision 2.0 - Chapter 8.1.9 // > + > +typedef union { > + struct { > + UINT32 RegisterBir : 3; // bit 0..2 > + UINT32 Reserved : 5; // bit 3..7 > + UINT32 RegisterBlockIdentifier : 8; // bit 8..15 > + UINT32 RegisterBlockOffsetLow : 16; // bit 16..31 > + } Bits; > + UINT32 Uint32; > +} CXL_DVSEC_REGISTER_LOCATOR_REGISTER_OFFSET_LOW; > + > +typedef union { > + struct { > + UINT32 RegisterBlockOffsetHigh : 32; // bit 0..31 > + } Bits; > + UINT32 Uint32; > +} CXL_DVSEC_REGISTER_LOCATOR_REGISTER_OFFSET_HIGH; > + > +typedef struct { > + CXL_DVSEC_REGISTER_LOCATOR_REGISTER_OFFSET_LOW OffsetLow; > + CXL_DVSEC_REGISTER_LOCATOR_REGISTER_OFFSET_HIGH OffsetHigh; > +} CXL_DVSEC_REGISTER_LOCATOR_REGISTER_BLOCK; > + > +typedef struct { > + PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header; > // offset 0x00 > + PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_1 DvsecHeader1; > // offset 0x04 > + PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_2 DvsecHeader2; > // offset 0x08 > + UINT16 Reserved; > // offset 0x0A > + CXL_DVSEC_REGISTER_LOCATOR_REGISTER_BLOCK > RegisterBlock[1]; // offset 0x0C > + > +} CXL_DVSEC_REGISTER_LOCATOR; > + > +#define CXL_DVSEC_REGISTER_LOCATOR_REVISION_0 0x0 > + > +// > +// CXL HDM Decoder Capability Header Register // Compute Express Link > +Specification Revision 2.0 - Chapter 8.2.5.5 // typedef union { > + struct { > + UINT32 CxlCapabilityId : 16; // bit 0..15 > + UINT32 CxlCapabilityVersion : 4; // bit 16..19 > + UINT32 CxlHdmDecoderCapabilityPointer : 12; // bit 20..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_CAPABILITY_HEADER_REGISTER; > + > +// > +// CXL HDM Decoder Capability Register // Compute Express Link > +Specification Revision 2.0 - Chapter 8.2.5.12 // typedef union { > + struct { > + UINT32 DecoderCount : 4; // bit 0..3 > + UINT32 TargetCount : 4; // bit 4..7 > + UINT32 InterleaveCapableA11to8 : 1; // bit 8 > + UINT32 InterleaveCapableA14to12 : 1; // bit 9 > + UINT32 PoisonOnDecodeErrorCapability : 1; // bit 10 > + UINT32 Reserved : 21; // bit 11..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_CAPABILITY_REGISTER; > + > +typedef union { > + struct { > + UINT32 PoisonOnDecodeErrorEnable : 1; // bit 0 > + UINT32 HdmDecoderEnable : 1; // bit 1 > + UINT32 Reserved : 30; // bit 2..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_GLOBAL_CONTROL_REGISTER; > + > +typedef union { > + struct { > + UINT32 Reserved : 28; // bit 0..27 > + UINT32 MemoryBaseLow : 4; // bit 28..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_BASE_LOW_REGISTER; > + > +typedef union { > + struct { > + UINT32 MemoryBaseHigh : 32; // bit 0..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_BASE_HIGH_REGISTER; > + > +typedef union { > + struct { > + UINT32 Reserved : 28; // bit 0..27 > + UINT32 MemorySizeLow : 4; // bit 28..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_SIZE_LOW_REGISTER; > + > +typedef union { > + struct { > + UINT32 MemorySizeHigh : 32; // bit 0..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_SIZE_HIGH_REGISTER; > + > +typedef union { > + struct { > + UINT32 InterleaveGranularity : 4; // bit 0..3 > + UINT32 InterleaveWays : 4; // bit 4..7 > + UINT32 LockOnCommit : 1; // bit 8 > + UINT32 Commit : 1; // bit 9 > + UINT32 Committed : 1; // bit 10 > + UINT32 ErrorNotCommitted : 1; // bit 11 > + UINT32 TargetDeviceType : 1; // bit 12 > + UINT32 Reserved : 19; // bit 13..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_CONTROL_REGISTER; > + > +typedef union { > + struct { > + UINT32 TargetPortIdentiferWay0 : 8; // bit 0..7 > + UINT32 TargetPortIdentiferWay1 : 8; // bit 8..15 > + UINT32 TargetPortIdentiferWay2 : 8; // bit 16..23 > + UINT32 TargetPortIdentiferWay3 : 8; // bit 24..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_TARGET_LIST_LOW_REGISTER; > + > +typedef union { > + struct { > + UINT32 Reserved : 28; // bit 0..27 > + UINT32 DpaSkipLow : 4; // bit 28..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_DPA_SKIP_LOW_REGISTER; > + > +typedef union { > + struct { > + UINT32 TargetPortIdentiferWay4 : 8; // bit 0..7 > + UINT32 TargetPortIdentiferWay5 : 8; // bit 8..15 > + UINT32 TargetPortIdentiferWay6 : 8; // bit 16..23 > + UINT32 TargetPortIdentiferWay7 : 8; // bit 24..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_TARGET_LIST_HIGH_REGISTER; > + > +typedef union { > + struct { > + UINT32 DpaSkipHigh : 32; // bit 0..31 > + } Bits; > + UINT32 Uint32; > +} CXL_HDM_DECODER_DPA_SKIP_HIGH_REGISTER; > + > +typedef union { > + CXL_HDM_DECODER_TARGET_LIST_LOW_REGISTER TargetListLow; > + CXL_HDM_DECODER_DPA_SKIP_LOW_REGISTER DpaSkipLow; > +} CXL_HDM_DECODER_TARGET_LIST_OR_DPA_SKIP_LOW; > + > +typedef union { > + CXL_HDM_DECODER_TARGET_LIST_HIGH_REGISTER TargetListHigh; > + CXL_HDM_DECODER_DPA_SKIP_HIGH_REGISTER DpaSkipHigh; > +} CXL_HDM_DECODER_TARGET_LIST_OR_DPA_SKIP_HIGH; > + > +typedef struct { > + CXL_HDM_DECODER_BASE_LOW_REGISTER DecoderBaseLow; > // 0x10 > + CXL_HDM_DECODER_BASE_HIGH_REGISTER DecoderBaseHigh; > // 0x14 > + CXL_HDM_DECODER_SIZE_LOW_REGISTER DecoderSizeLow; > // 0x18 > + CXL_HDM_DECODER_SIZE_HIGH_REGISTER DecoderSizeHigh; > // 0x1c > + CXL_HDM_DECODER_CONTROL_REGISTER DecoderControl; > // 0x20 > + CXL_HDM_DECODER_TARGET_LIST_OR_DPA_SKIP_LOW > DecoderTargetListDpaSkipLow; // 0x24 > + CXL_HDM_DECODER_TARGET_LIST_OR_DPA_SKIP_HIGH > DecoderTargetListDpaSkipHigh; // 0x28 > + UINT32 Reserved; > // 0x2C > +} CXL_HDM_DECODER; > + > +// > +// CXL Device Capabilities Array Register // Compute Express Link > +Specification Revision 2.0 - Chapter 8.2.8.1 // > + > +typedef union { > + struct { > + UINT64 CxlDeviceCapabilityId : 16; // bit 0..15 > + UINT64 CxlDeviceCapabilityVersion : 8; // bit 16..23 > + UINT64 Reserved1 : 8; // bit 24..31 > + UINT64 CxlDeviceCapabilitiesCount : 16; // bit 32..47 > + UINT64 Reserved2 : 16; // bit 48..63 > + } Bits; > + UINT64 Uint64; > +} CXL_DEVICE_CAPABILITIES_ARRAY_REGISTER; > + > +// > +// CXL Memory Status Register > +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.8.5 > +// typedef union { > + struct { > + UINT64 DeviceFatal : 1; // bit 0 > + UINT64 FwHalt : 1; // bit 1 > + UINT64 MediaStatus : 2; // bit 2..3 > + UINT64 MailboxInterfacesReady : 1; // bit 4 > + UINT64 ResetNeeded : 3; // bit 5..7 > + UINT64 Reserved : 56; // bit 8..63 > + } Bits; > + UINT64 Uint64; > +} CXL_MEMORY_DEVICE_STATUS_REGISTER; > + > +#pragma pack() > + > +#endif > -- > 2.34.1 -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- Groups.io Links: You receive all messages sent to this group. View/Reply Online (#107949): https://edk2.groups.io/g/devel/message/107949 Mute This Topic: https://groups.io/mt/100817312/7686176 Group Owner: devel+owner@edk2.groups.io Unsubscribe: https://edk2.groups.io/g/devel/unsub [rebecca@openfw.io] -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-