From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail02.groups.io (mail02.groups.io [66.175.222.108]) by spool.mail.gandi.net (Postfix) with ESMTPS id 0A68F940FBF for ; Fri, 25 Aug 2023 03:48:15 +0000 (UTC) DKIM-Signature: a=rsa-sha256; bh=3Gyr81urFZErUSPjda2A9aAwG5GtWoB4awgjZWP12OA=; c=relaxed/simple; d=groups.io; h=ARC-Seal:ARC-Message-Signature:ARC-Authentication-Results:From:To:CC:Subject:Thread-Topic:Thread-Index:Date:Message-ID:References:In-Reply-To:Accept-Language:msip_labels:MIME-Version:Precedence:List-Subscribe:List-Help:Sender:List-Id:Mailing-List:Delivered-To:Reply-To:List-Unsubscribe-Post:List-Unsubscribe:Content-Language:Content-Type:Content-Transfer-Encoding; s=20140610; t=1692935294; v=1; b=po+S/Ip7Q6siLzKmCn4s1DXr5genOs1dM9BBBQF4pbRizdJlZMYlEgjHoXTZhd/LfUyNfG2o aWy4/W9yO6sA6giIasHXic4V5wmYD5bQjhin0DTImDjHS3WxLeHVEVl3t+7Gr+v7CCpfqdrIJdT PXf2P5mV5GsOXaawZQkj/ADQ= X-Received: by 127.0.0.2 with SMTP id B9fmYY7687511xsaYwwKgvOu; Thu, 24 Aug 2023 20:48:14 -0700 X-Received: from NAM02-BN1-obe.outbound.protection.outlook.com (NAM02-BN1-obe.outbound.protection.outlook.com [40.107.212.90]) by mx.groups.io with SMTP id smtpd.web11.6510.1692935293797005459 for ; Thu, 24 Aug 2023 20:48:14 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ehuYoXcYeP86lEFFm8p8eAJpzGa2k5Wbt56cavsyoZiVpHLJBFVDtbZ8INMA7y71TCwx4Z2+nEBZvXMXYUHvvqm8i0BK2ucLXEFaZarkh/TzKVpKAPINuqw36BzDP5fpJRzTD8936w6LM5WPXXxV8/0EUZbcyBT4gFNE+ttsx3nzrpskoJplsV0qxyw8+AuJpKhv/8eA8Jjh1koqL/FXCeofhs4wi5pCUb2mauMev0TG7KlhZ58utSiNwwSiR9Rvh7chjQ44fQBuU3Kq2UOO4DsnP58FMecSLSHJ++whj/o0togS0NTmboScdxq1VKkQMglIGfxtVcLToDKSoctbxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sKwYZaAzvIVVW/rHR2hEwndeJudA61/pl3NQGCpquME=; b=kGknmc8eg1xtPoJ23skSNBDwIR7eU/IENJ/CmYShftb+OOXuQntsBtvX4BaRR8+2adec5autay3DqAcNZDQYSgSVWndgd4NNKTHfs9lgGKGOj/lThc+MrReYhS/r1jmobehus4WYR2dfLAqili88F9ttQSoOEpUcBW2PGnelFJkeHjrZCF331AyuHeJmOdVEjY9c5B9mJac1Te0K/B5Bt55ftQRBdkR7z7L49zSz7Lv6uKsREvldpNSYAnNrUFPsbLnIkXLxWy+ln5nrJyJ+PYxcUiGfLmrahdza12l23j/z8Vyp/gs32mshWX+2j1tPj6qheoLcVF99V2lNH4E/Vg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=os.amperecomputing.com; dmarc=pass action=none header.from=os.amperecomputing.com; dkim=pass header.d=os.amperecomputing.com; arc=none X-Received: from SN6PR01MB4656.prod.exchangelabs.com (2603:10b6:805:cf::31) by SA1PR01MB8109.prod.exchangelabs.com (2603:10b6:806:326::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6699.27; Fri, 25 Aug 2023 03:48:09 +0000 X-Received: from SN6PR01MB4656.prod.exchangelabs.com ([fe80::fafc:48fd:4f97:5aac]) by SN6PR01MB4656.prod.exchangelabs.com ([fe80::fafc:48fd:4f97:5aac%4]) with mapi id 15.20.6699.027; Fri, 25 Aug 2023 03:48:09 +0000 From: "Chris Li OS via groups.io" To: "Kinney, Michael D" , "Nong, Foster" , "devel@edk2.groups.io" , "Gao, Liming" CC: "Yao, Jiewen" , "Ni, Ray" , Open Source Submission Subject: [edk2-devel] [PATCH v4 1/1] MdePkg: Add Cxl20.h into IndustryStandard Thread-Topic: [edk2-devel] [PATCH v4 1/1] MdePkg: Add Cxl20.h into IndustryStandard Thread-Index: AQHZ1wb2GSBvezdiW06ITm4XzmXqMA== Date: Fri, 25 Aug 2023 03:48:09 +0000 Message-ID: References: In-Reply-To: Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_Enabled=True;MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_SiteId=3bc2b170-fd94-476d-b0ce-4229bdc904a7;MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_SetDate=2023-08-25T03:48:07.669Z;MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_Name=Confidential;MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_ContentBits=0;MSIP_Label_5b82cb1d-c2e0-4643-920a-bbe7b2d7cc47_Method=Standard; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: SN6PR01MB4656:EE_|SA1PR01MB8109:EE_ x-ms-office365-filtering-correlation-id: c795a4bd-b625-4671-f49d-08dba51e190f x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam-message-info: oRQ5w/yttiZrk2E6Ui1lrZvsTIRTCl1JWIx7M/BfT9uyiIj2O12C5gZLp8YnijTv998xWEhKnq7kVruihMA6wDCfbkXeoqDYDLW4Rmb+6+wfma/ij1GbPfvInmP5y/cGF82uUyv9znMmxihm9i6yfRZbMBsXpTR/v0L3Lj4GpSLQHcD7xU7TjiLL9ij3rlzNYTL3C4/udfhOdHW99fkHIBAxlupx2bvLSj9X4NdBufWFTywthgahSwN04244FqczsCFRbOYiluxY02dv1N1KxzzTPCMYTstp/C2SfKDzVbz2XYmOHhDtIkBDNUa8PUsNEbG4q37l/X6lS2/Alxu6j0GgbiFdDZi1I55YlaxwXL4eibgdTxIduBdbpsqCthnGFdDoSMw+/Uh+27w/PbMyqvsERqHJqwZH03l703FdlbJQoepXwo5JxkMmjGtQveiWJNRBc/xaxOp57qMuJdrtlVHqhVMZg7cCj59rxWI9S8o6LvhhJpEKWP3UvIBESjyoTaVa2ZTYYUgxwKZOJ/5EfflJu+KoBk+4BzSolBAwlx/zSfWFJRpgQqF/gXR+HVJKBZ1WOjfe3WkXKvUMYYNyuuvYTdqnE3nsQrmSzh49A+0= x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?iso-8859-1?Q?DxGNPIuzwZfNAOww+4EKIu0RQiyU8cGlY/T1jQojtxEHHEt2K1p8kG0YZA?= =?iso-8859-1?Q?hdwRNgH61tr5FMAPFdrhMcWYf6CxvqJ7t/WO4Gciog1opS8yGvDvHXSbMi?= =?iso-8859-1?Q?0rh31zFqSqK+cYfYuy3bJfhcvJS+mTZM5Vx+aNrCO+21ke/naPfloB+p/y?= =?iso-8859-1?Q?ggD6ZXxr/BWjdeRzJLVeZI2Z7pA4FKdJUnuiU/a7gI5+zzacBQmfYIPgVr?= =?iso-8859-1?Q?F6KJ65TZHG4gd2+dnzuCWbauG7JgmrHAEa1EQo++uO9LU0PCO6HfYdTanl?= =?iso-8859-1?Q?/ewsZ4zDBRfSh75KJgonAmBkAzfuJgbSeqEzuWZBwgn5ZBLAvicQYqgjik?= =?iso-8859-1?Q?WspygJT04nLHFDAJNmCzye8/rCtWwEDzVB/gTcidks1pDRFRfdWPgM5s9g?= =?iso-8859-1?Q?HDUE8B1rtiOiWUKWnvdwALJevyrBwC3IYzmIvOYC36ceyXPK8xMTs8B//B?= =?iso-8859-1?Q?YhX5LW7mnBG+4m/M7lBZGnz0mDVy7+BuxZBtFiPy139ZWkiaeHQYxYCLWb?= =?iso-8859-1?Q?LkOdK0pmjP+Q7gMs74vFmZWJAM5MLs1j7cz09W0gvnCMrFAByVWQ5ujMh8?= =?iso-8859-1?Q?wuENgjy6/HavlVLQqV06Mg4KGBNV9Ak2K+L7a4nEaSQndmYmMgQBZmwpdC?= =?iso-8859-1?Q?ZKBF1Ks6ZxjRKCO38UhrYAcl2AdHB48/VSWXNIj83sJN/SjM9xe4KNb8SO?= =?iso-8859-1?Q?b2ZvuuLuoF68S3+RIRwrUFsaZV2uIvya+uuiXJcZkQP40AISNtfEG9yVf7?= =?iso-8859-1?Q?OtklFhu/tnVhpZtkKG+Lp6y5+LJWZ41ZaJp+s7Kn/Hbi95r+Lnf2PW7bXk?= =?iso-8859-1?Q?fXkQnrKVjdy757m8boZTIKrATAqJZQqbuS+QPjD08BQx1yA3mcRX959dnU?= =?iso-8859-1?Q?Z+5Zc/SbOFxrxnVpcepyfTLlmDxEx+PcAcqPGXugybZkQA5xheiFzXsmQW?= =?iso-8859-1?Q?yBZeei7Bu22cvhkjxhDXqaWgp6AJ1/3KL8st2kKO6eCrBwor7nZQWvkSaU?= =?iso-8859-1?Q?qqgWmASYhusuhYJvHAjstyohjRQ3HZDvSK2lG8/i+2DI2X3CyBEfSJNZAJ?= =?iso-8859-1?Q?f7SyVdK/di1z4PQ12dsQuKWH3v5iaNVmpMsXVvWxwM9jDV81UY94yTyMXC?= =?iso-8859-1?Q?sDZbm1y8+XgmPGi53JpYez5h5pB+QcyCrVhb5FnkHkzNgpMB3ODvvOEK9P?= =?iso-8859-1?Q?pqMfROeDCDqjRw2kNYDkCMmHttXudBJXWCVoGJXR+kAT9lWrjVbKTIUNgD?= =?iso-8859-1?Q?bpj2rpEBKvtcn3GRSiQLqwLhdwP57K/Klxe3Utre/W6wVR9ZXbxayF9GeS?= =?iso-8859-1?Q?j4B/n+rpM5W0n2jNp9WNcJHkyHw2fb/DGBxC9Hn7+WJNvykubzxr+jKib+?= =?iso-8859-1?Q?9TNbLB2WxljNLjET9apc1Ma4w0+4359Q9yAhtMT+SDJmV4hs7LlGrEeDvD?= =?iso-8859-1?Q?r/lGXcR9iNI74SLrIQ7W/6i3Tp6mwQOTMMHXrea/3lebhfL3O/Spo9UrUy?= =?iso-8859-1?Q?iBRyApnSKJdpE1EsWIZtTdLA9fzb3xZ2qubDcGzaMjigMbVw4HyfPo0wAE?= =?iso-8859-1?Q?AcnAwuCqr3r4PZkFHT0/t9xLvet9f6MPWiPyUY5/3GuPcYl9nptKHj5zqg?= =?iso-8859-1?Q?+oiOYOU99U7bJjI3zz72MCswlnFMVEIK4wRt4MEOLFLXUi6DWhSpSfTA?= =?iso-8859-1?Q?=3D=3D?= MIME-Version: 1.0 X-OriginatorOrg: os.amperecomputing.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: SN6PR01MB4656.prod.exchangelabs.com X-MS-Exchange-CrossTenant-Network-Message-Id: c795a4bd-b625-4671-f49d-08dba51e190f X-MS-Exchange-CrossTenant-originalarrivaltime: 25 Aug 2023 03:48:09.0959 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3bc2b170-fd94-476d-b0ce-4229bdc904a7 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: NdWX5JTIjrJdF3SeEzj3556CN2LhlsN7gG4X/VDWNoPu7aK8Uqt4qOBL2gDOn+H8D+VUhg8ZiMOCEyz32+4Wa4jSSXs/Qk73suQoA5TL54jmnAU8kbwNLBHi/uPiO8t7 X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA1PR01MB8109 Precedence: Bulk List-Subscribe: List-Help: Sender: devel@edk2.groups.io List-Id: Mailing-List: list devel@edk2.groups.io; contact devel+owner@edk2.groups.io Reply-To: devel@edk2.groups.io,chrisli@os.amperecomputing.com List-Unsubscribe-Post: List-Unsubscribe=One-Click List-Unsubscribe: X-Gm-Message-State: c0xRFUTR7XINqpWS9fmFsgPAx7686176AA= Content-Language: en-US Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable X-GND-Status: LEGIT Authentication-Results: spool.mail.gandi.net; dkim=pass header.d=groups.io header.s=20140610 header.b="po+S/Ip7"; dmarc=none; spf=pass (spool.mail.gandi.net: domain of bounce@groups.io designates 66.175.222.108 as permitted sender) smtp.mailfrom=bounce@groups.io @Foster @Mike @Liming and all kindly help review/vote again. RegisterBlock[] is used. -------- 1) Add CXL 2.0 header file to comply with CXL 2.0 specification 2) CXL 2.0 header will embed Cxl11.h 3) Updated Cxl.h to point to 2.0 header file Signed-off-by: Chris Li --- MdePkg/Include/IndustryStandard/Cxl.h | 2 +- MdePkg/Include/IndustryStandard/Cxl20.h | 465 ++++++++++++++++++++++++ 2 files changed, 466 insertions(+), 1 deletion(-) create mode 100644 MdePkg/Include/IndustryStandard/Cxl20.h diff --git a/MdePkg/Include/IndustryStandard/Cxl.h b/MdePkg/Include/Industr= yStandard/Cxl.h index 06c1230e3e..9ad3242e25 100644 --- a/MdePkg/Include/IndustryStandard/Cxl.h +++ b/MdePkg/Include/IndustryStandard/Cxl.h @@ -12,7 +12,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent #ifndef _CXL_MAIN_H_ #define _CXL_MAIN_H_ =20 -#include +#include // // CXL assigned new Vendor ID // diff --git a/MdePkg/Include/IndustryStandard/Cxl20.h b/MdePkg/Include/Indus= tryStandard/Cxl20.h new file mode 100644 index 0000000000..6c9d6310d0 --- /dev/null +++ b/MdePkg/Include/IndustryStandard/Cxl20.h @@ -0,0 +1,465 @@ +/** @file + CXL 2.0 Register definitions + + This file contains the register definitions based on the Compute Express= Link + (CXL) Specification Revision 2.0. + + Copyright (c) 2023, Ampere Computing LLC. All rights reserved.
+ + SPDX-License-Identifier: BSD-2-Clause-Patent + +**/ +#ifndef CXL20_H_ +#define CXL20_H_ + +#include + +// +// CXL DVSEC IDs +// Compute Express Link Specification Revision 2.0 - Chapter 8.1.1 +// +#define CXL_DVSEC_ID_PCIE_DVSEC_FOR_CXL_DEVICE 0x0 +#define CXL_DVSEC_ID_NON_CXL_FUNCTION_MAP 0x2 +#define CXL_DVSEC_ID_CXL20_EXTENSIONS_DVSEC_FOR_PORTS 0x3 +#define CXL_DVSEC_ID_GPF_DVSEC_FOR_CXL_PORTS 0x4 +#define CXL_DVSEC_ID_GPF_DVSEC_FOR_CXL_DEVICES 0x5 +#define CXL_DVSEC_ID_PCIE_DVSEC_FOR_FLEX_BUS_PORT 0x7 +#define CXL_DVSEC_ID_REGISTER_LOCATOR 0x8 +#define CXL_DVSEC_ID_MLD 0x9 +#define CXL_DVSEC_ID_PCIE_DVSEC_FOR_TEST_CAPABILITY 0xA + +// +// Register Block ID +// Compute Express Link Specification Revision 2.0 - Chapter 8.1.9.1 +// +#define CXL_REGISTER_BLOCK_ID_EMPTY 0x0 +#define CXL_REGISTER_BLOCK_ID_COMPONENT 0x1 +#define CXL_REGISTER_BLOCK_ID_BAR_VIRTUALIZATION_ACL 0x2 +#define CXL_REGISTER_BLOCK_ID_DEVICE 0x3 + +// +// CXL component register layout +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.4 +// +//|------------------------------------| +//|--------- Range & Type -------------| +//|------------------------------------| IO Base - 0KB +//| (0KB - 4KB)IO Regs | +//|------------------------------------| Cache and Mem Base - 4KB +//| {4KB - 8KB)Cache & Mem Regs | +//|------------------------------------| Implementation Spec Regs Base - 8= KB +//| (8KB - 56KB)Implement Spec Regs| +//|------------------------------------| ARB/Mux Regs Base - 56KB +//| (56KB - 57KB)ARBMUX Regs | +//|------------------------------------| Reserved Base - 57KB +//| (57KB - 63KB)Reserved | +//|------------------------------------| End 64KB +// +// Component Register Block Register Ranges Offset +// +#define CXL_COMPONENT_REGISTER_RANGE_OFFSET_IO 0x0 +#define CXL_COMPONENT_REGISTER_RANGE_OFFSET_CACHE_MEM 0x1000=20 +#define CXL_COMPONENT_REGISTER_RANGE_OFFSET_ARB_MUX 0xE000 + + +// +// CXL Cache Memory Capability IDs +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.5 +// +#define CXL_CACHE_MEM_CAPABILITY_ID_CXL 0x1 +#define CXL_CACHE_MEM_CAPABILITY_ID_RAS 0x2 +#define CXL_CACHE_MEM_CAPABILITY_ID_SECURITY 0x3 +#define CXL_CACHE_MEM_CAPABILITY_ID_LINK 0x4 +#define CXL_CACHE_MEM_CAPABILITY_ID_HDM_DECODER 0x5 +#define CXL_CACHE_MEM_CAPABILITY_ID_EXTENDED_SECURITY 0x6 +#define CXL_CACHE_MEM_CAPABILITY_ID_IDE 0x7 +#define CXL_CACHE_MEM_CAPABILITY_ID_SNOOP_FILTER 0x8 +#define CXL_CACHE_MEM_CAPABILITY_ID_MASK 0xFFFF + +// +// Generic CXL Device Capability IDs 0x0000 ~ 0x3FFF +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.8.2.1 +// +#define CXL_DEVICE_CAPABILITY_ID_CAPABILITIES_ARRAY_REGISTER 0x0000 +#define CXL_DEVICE_CAPABILITY_ID_DEVICE_STATUS 0x0001 +#define CXL_DEVICE_CAPABILITY_ID_PRIMARY_MAILBOX 0x0002 +#define CXL_DEVICE_CAPABILITY_ID_SECONDARY_MAILBOX 0x0003 + +// +// Specific CXL Device Capability IDs 0x4000 ~ 0x7FFF +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.8.2.1 and= 8.2.8.5 + +// +#define CXL_DEVICE_CAPABILITY_ID_MEMORY_DEVICE_STATUS 0x4000 +#define CXL_DEVICE_CAPABILITY_ID_MASK 0xFFFF + +// +// Memory Device Status +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.8.5.1.1 +// +#define CXL_MEM_DEVICE_MEDIA_STATUS_NOT_READY 0x0 +#define CXL_MEM_DEVICE_MEDIA_STATUS_READY 0x1 +#define CXL_MEM_DEVICE_MEDIA_STATUS_ERROR 0x2 +#define CXL_MEM_DEVICE_MEDIA_STATUS_DISABLED 0x3 + +// +// Ensure proper structure formats +// +#pragma pack(1) + +// +// PCIe DVSEC for CXL Device +// Compute Express Link Specification Revision 2.0 - Chapter 8.1.3 +// +typedef union { + struct { + UINT16 CacheCapable : 1; // bit 0 + UINT16 IoCapable : 1; // bit 1 + UINT16 MemCapable : 1; // bit 2 + UINT16 MemHwInitMode : 1; // bit 3 + UINT16 HdmCount : 2; // bit 4..5 + UINT16 CacheWriteBackAndInvalidateCapable : 1; // bit 6 + UINT16 CxlResetCapable : 1; // bit 7 + UINT16 CxlResetTimeout : 3; // bit 8..10 + UINT16 CxlResetMemClrCapable : 1; // bit 11 + UINT16 Reserved : 1; // bit 12 + UINT16 MultipleLogicalDevice : 1; // bit 13 + UINT16 ViralCapable : 1; // bit 14 + UINT16 PmInitCompletionReportingCapable : 1; // bit 15 + } Bits; + UINT16 Uint16; +} CXL_DVSEC_CXL_DEVICE_CAPABILITY; + +typedef union { + struct { + UINT16 CacheEnable : 1; // bit 0 + UINT16 IoEnable : 1; // bit 1 + UINT16 MemEnable : 1; // bit 2 + UINT16 CacheSfCoverage : 5; // bit 3..7 + UINT16 CacheSfGranularity : 3; // bit 8..10 + UINT16 CacheCleanEviction : 1; // bit 11 + UINT16 Reserved1 : 2; // bit 12..13 + UINT16 ViralEnable : 1; // bit 14 + UINT16 Reserved2 : 1; // bit 15 + } Bits; + UINT16 Uint16; +} CXL_DVSEC_CXL_DEVICE_CONTROL; + +typedef union { + struct { + UINT16 Reserved1 : 14; // bit 0..13 + UINT16 ViralStatus : 1; // bit 14 + UINT16 Reserved2 : 1; // bit 15 + } Bits; + UINT16 Uint16; +} CXL_DVSEC_CXL_DEVICE_STATUS; + +typedef union { + struct { + UINT16 DisableCaching : 1; // bit 0 + UINT16 InitiateCacheWriteBackAndInvalidate : 1; // bit 1 + UINT16 InitiateCxlReset : 1; // bit 2 + UINT16 CxlResetMemClrEnable : 1; // bit 3 + UINT16 Reserved : 12; // bit 4..15 + } Bits; + UINT16 Uint16; +} CXL_DVSEC_CXL_DEVICE_CONTROL2; + +typedef union { + struct { + UINT16 CacheInvalid : 1; // bit 0 + UINT16 CxlResetComplete : 1; // bit 1 + UINT16 Reserved : 13; // bit 2..= 14 + UINT16 PowerManagementInitialzationComplete : 1; // bit 15 + } Bits; + UINT16 Uint16; +} CXL_DVSEC_CXL_DEVICE_STATUS2; + +typedef union { + struct { + UINT16 ConfigLock : 1; // bit 0 + UINT16 Reserved : 15; // bit 1..15 + } Bits; + UINT16 Uint16; +} CXL_DVSEC_CXL_DEVICE_LOCK; + +typedef union { + struct { + UINT16 CacheSizeUnit : 4; // bit 0..3 + UINT16 Reserved : 4; // bit 4..7 + UINT16 CacheSize : 8; // bit 8..15 + } Bits; + UINT16 Uint16; +} CXL_DVSEC_CXL_DEVICE_CAPABILITY2; + +typedef union { + struct { + UINT32 MemorySizeHigh : 32; // bit 0..31 + } Bits; + UINT32 Uint32; +} CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_HIGH; + +typedef union { + struct { + UINT32 MemoryInfoValid : 1; // bit 0 + UINT32 MemoryActive : 1; // bit 1 + UINT32 MediaType : 3; // bit 2..4 + UINT32 MemoryClass : 3; // bit 5..7 + UINT32 DesiredInterleave : 5; // bit 8..12 + UINT32 MemoryActiveTimeout : 3; // bit 13..15 + UINT32 Reserved : 12; // bit 16..27 + UINT32 MemorySizeLow : 4; // bit 28..31 + } Bits; + UINT32 Uint32; +} CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_LOW; + +typedef union { + struct { + UINT32 MemoryBaseHigh : 32; // bit 0..31 + } Bits; + UINT32 Uint32; +} CXL_DVSEC_CXL_DEVICE_RANGE_BASE_HIGH; + +typedef union { + struct { + UINT32 Reserved : 28; // bit 0..27 + UINT32 MemoryBaseLow : 4; // bit 28..31 + } Bits; + UINT32 Uint32; +} CXL_DVSEC_CXL_DEVICE_RANGE_BASE_LOW; + + +typedef struct { + PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header; = // offset 0x00 + PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_1 DvsecHeader1; = // offset 0x04 + PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_2 DvsecHeader2; = // offset 0x08 + CXL_DVSEC_CXL_DEVICE_CAPABILITY DeviceCapability; = // offset 0x0A + CXL_DVSEC_CXL_DEVICE_CONTROL DeviceControl; = // offset 0x0C + CXL_DVSEC_CXL_DEVICE_STATUS DeviceStatus; = // offset 0x0E + CXL_DVSEC_CXL_DEVICE_CONTROL2 DeviceControl2; = // offset 0x10 + CXL_DVSEC_CXL_DEVICE_STATUS2 DeviceStatus2; = // offset 0x12 + CXL_DVSEC_CXL_DEVICE_LOCK DeviceLock; = // offset 0x14 + CXL_DVSEC_CXL_DEVICE_CAPABILITY2 DeviceCapability2; = // offset 0x16 + CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_HIGH DeviceRange1SizeHigh;= // offset 0x18 + CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_LOW DeviceRange1SizeLow; = // offset 0x1C + CXL_DVSEC_CXL_DEVICE_RANGE_BASE_HIGH DeviceRange1BaseHigh;= // offset 0x20 + CXL_DVSEC_CXL_DEVICE_RANGE_BASE_LOW DeviceRange1BaseLow; = // offset 0x24 + CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_HIGH DeviceRange2SizeHigh;= // offset 0x28 + CXL_DVSEC_CXL_DEVICE_RANGE_SIZE_LOW DeviceRange2SizeLow; = // offset 0x2C + CXL_DVSEC_CXL_DEVICE_RANGE_BASE_HIGH DeviceRange2BaseHigh;= // offset 0x30 + CXL_DVSEC_CXL_DEVICE_RANGE_BASE_LOW DeviceRange2BaseLow; = // offset 0x34 +} CXL_DVSEC_CXL_DEVICE; + +#define CXL_DVSEC_CXL_DEVICE_REVISION_1 0x1 + +// +// Register Locator DVSEC +// Compute Express Link Specification Revision 2.0 - Chapter 8.1.9 +// + +typedef union { + struct { + UINT32 RegisterBir : 3; // bit 0..2 + UINT32 Reserved : 5; // bit 3..7 + UINT32 RegisterBlockIdentifier : 8; // bit 8..15 + UINT32 RegisterBlockOffsetLow : 16; // bit 16..31 + } Bits; + UINT32 Uint32; +} CXL_DVSEC_REGISTER_LOCATOR_REGISTER_OFFSET_LOW; + +typedef union { + struct { + UINT32 RegisterBlockOffsetHigh : 32; // bit 0..31 + } Bits; + UINT32 Uint32; +} CXL_DVSEC_REGISTER_LOCATOR_REGISTER_OFFSET_HIGH; + +typedef struct { + CXL_DVSEC_REGISTER_LOCATOR_REGISTER_OFFSET_LOW OffsetLow; + CXL_DVSEC_REGISTER_LOCATOR_REGISTER_OFFSET_HIGH OffsetHigh; +} CXL_DVSEC_REGISTER_LOCATOR_REGISTER_BLOCK; + +typedef struct { + PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header; = // offset 0x00 + PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_1 DvsecHeader1; = // offset 0x04 + PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_2 DvsecHeader2; = // offset 0x08 + UINT16 Reserved; = // offset 0x0A + CXL_DVSEC_REGISTER_LOCATOR_REGISTER_BLOCK RegisterBlock[]; = // offset 0x0C + +} CXL_DVSEC_REGISTER_LOCATOR; + +#define CXL_DVSEC_REGISTER_LOCATOR_REVISION_0 0x0 + +// +// CXL HDM Decoder Capability Header Register +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.5.5 +// +typedef union { + struct { + UINT32 CxlCapabilityId : 16; // bit 0..15 + UINT32 CxlCapabilityVersion : 4; // bit 16..19 + UINT32 CxlHdmDecoderCapabilityPointer : 12; // bit 20..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_CAPABILITY_HEADER_REGISTER; + +// +// CXL HDM Decoder Capability Register +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.5.12 +// +typedef union { + struct { + UINT32 DecoderCount : 4; // bit 0..3 + UINT32 TargetCount : 4; // bit 4..7 + UINT32 InterleaveCapableA11to8 : 1; // bit 8 + UINT32 InterleaveCapableA14to12 : 1; // bit 9 + UINT32 PoisonOnDecodeErrorCapability : 1; // bit 10 + UINT32 Reserved : 21; // bit 11..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_CAPABILITY_REGISTER; + +typedef union { + struct { + UINT32 PoisonOnDecodeErrorEnable : 1; // bit 0 + UINT32 HdmDecoderEnable : 1; // bit 1 + UINT32 Reserved : 30; // bit 2..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_GLOBAL_CONTROL_REGISTER; + +typedef union { + struct { + UINT32 Reserved : 28; // bit 0..27 + UINT32 MemoryBaseLow : 4; // bit 28..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_BASE_LOW_REGISTER; + +typedef union { + struct { + UINT32 MemoryBaseHigh : 32; // bit 0..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_BASE_HIGH_REGISTER; + +typedef union { + struct { + UINT32 Reserved : 28; // bit 0..27 + UINT32 MemorySizeLow : 4; // bit 28..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_SIZE_LOW_REGISTER; + +typedef union { + struct { + UINT32 MemorySizeHigh : 32; // bit 0..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_SIZE_HIGH_REGISTER; + +typedef union { + struct { + UINT32 InterleaveGranularity : 4; // bit 0..3 + UINT32 InterleaveWays : 4; // bit 4..7 + UINT32 LockOnCommit : 1; // bit 8 + UINT32 Commit : 1; // bit 9 + UINT32 Committed : 1; // bit 10 + UINT32 ErrorNotCommitted : 1; // bit 11 + UINT32 TargetDeviceType : 1; // bit 12 + UINT32 Reserved : 19; // bit 13..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_CONTROL_REGISTER; + +typedef union { + struct { + UINT32 TargetPortIdentiferWay0 : 8; // bit 0..7 + UINT32 TargetPortIdentiferWay1 : 8; // bit 8..15 + UINT32 TargetPortIdentiferWay2 : 8; // bit 16..23 + UINT32 TargetPortIdentiferWay3 : 8; // bit 24..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_TARGET_LIST_LOW_REGISTER; + +typedef union { + struct { + UINT32 Reserved : 28; // bit 0..27 + UINT32 DpaSkipLow : 4; // bit 28..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_DPA_SKIP_LOW_REGISTER; + +typedef union { + struct { + UINT32 TargetPortIdentiferWay4 : 8; // bit 0..7 + UINT32 TargetPortIdentiferWay5 : 8; // bit 8..15 + UINT32 TargetPortIdentiferWay6 : 8; // bit 16..23 + UINT32 TargetPortIdentiferWay7 : 8; // bit 24..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_TARGET_LIST_HIGH_REGISTER; + +typedef union { + struct { + UINT32 DpaSkipHigh : 32; // bit 0..31 + } Bits; + UINT32 Uint32; +} CXL_HDM_DECODER_DPA_SKIP_HIGH_REGISTER; + +typedef union { + CXL_HDM_DECODER_TARGET_LIST_LOW_REGISTER TargetListLow; + CXL_HDM_DECODER_DPA_SKIP_LOW_REGISTER DpaSkipLow; +} CXL_HDM_DECODER_TARGET_LIST_OR_DPA_SKIP_LOW; + +typedef union { + CXL_HDM_DECODER_TARGET_LIST_HIGH_REGISTER TargetListHigh; + CXL_HDM_DECODER_DPA_SKIP_HIGH_REGISTER DpaSkipHigh; +} CXL_HDM_DECODER_TARGET_LIST_OR_DPA_SKIP_HIGH; + +typedef struct { + CXL_HDM_DECODER_BASE_LOW_REGISTER DecoderBaseLow; = // 0x10 + CXL_HDM_DECODER_BASE_HIGH_REGISTER DecoderBaseHigh; = // 0x14 + CXL_HDM_DECODER_SIZE_LOW_REGISTER DecoderSizeLow; = // 0x18 + CXL_HDM_DECODER_SIZE_HIGH_REGISTER DecoderSizeHigh; = // 0x1c + CXL_HDM_DECODER_CONTROL_REGISTER DecoderControl; = // 0x20 + CXL_HDM_DECODER_TARGET_LIST_OR_DPA_SKIP_LOW DecoderTargetListDpaSkipLo= w; // 0x24 + CXL_HDM_DECODER_TARGET_LIST_OR_DPA_SKIP_HIGH DecoderTargetListDpaSkipHi= gh; // 0x28 + UINT32 Reserved; = // 0x2C +} CXL_HDM_DECODER; + +// +// CXL Device Capabilities Array Register +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.8.1 +// + +typedef union { + struct { + UINT64 CxlDeviceCapabilityId : 16; // bit 0..15 + UINT64 CxlDeviceCapabilityVersion : 8; // bit 16..23 + UINT64 Reserved1 : 8; // bit 24..31 + UINT64 CxlDeviceCapabilitiesCount : 16; // bit 32..47 + UINT64 Reserved2 : 16; // bit 48..63 + } Bits; + UINT64 Uint64; +} CXL_DEVICE_CAPABILITIES_ARRAY_REGISTER; + +// +// CXL Memory Status Register +// Compute Express Link Specification Revision 2.0 - Chapter 8.2.8.5 +// +typedef union { + struct { + UINT64 DeviceFatal : 1; // bit 0 + UINT64 FwHalt : 1; // bit 1 + UINT64 MediaStatus : 2; // bit 2..3 + UINT64 MailboxInterfacesReady : 1; // bit 4 + UINT64 ResetNeeded : 3; // bit 5..7 + UINT64 Reserved : 56; // bit 8..63 + } Bits; + UINT64 Uint64; +} CXL_MEMORY_DEVICE_STATUS_REGISTER; + +#pragma pack() + +#endif --=20 2.34.1 -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- Groups.io Links: You receive all messages sent to this group. View/Reply Online (#108026): https://edk2.groups.io/g/devel/message/108026 Mute This Topic: https://groups.io/mt/100949892/7686176 Group Owner: devel+owner@edk2.groups.io Unsubscribe: https://edk2.groups.io/g/devel/unsub [rebecca@openfw.io] -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-