From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mga12.intel.com (mga12.intel.com [192.55.52.136]) by mx.groups.io with SMTP id smtpd.web10.3664.1589416520674450668 for ; Wed, 13 May 2020 17:35:21 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@intel.onmicrosoft.com header.s=selector2-intel-onmicrosoft-com header.b=ROO4Qq1c; spf=pass (domain: intel.com, ip: 192.55.52.136, mailfrom: chasel.chiu@intel.com) IronPort-SDR: zIVWYtB69e2IC4dgqeu2sRLSdW/3YXx0LYVmUeqg888/d+YC47D2ZBBf9nOIS0Fer6ifmxt8Tp qZdhVZ/ZnMQw== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga004.fm.intel.com ([10.253.24.48]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 13 May 2020 17:35:20 -0700 IronPort-SDR: GpZZZj+u+gZywt4TEtG31GhGRaJr9u9hPI3ib4H54iB76R7ODEKuU3cJwNQRUdYmiaUMYoTkLH 4czG8T8eaFaw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.73,389,1583222400"; d="scan'208";a="287219545" Received: from fmsmsx106.amr.corp.intel.com ([10.18.124.204]) by fmsmga004.fm.intel.com with ESMTP; 13 May 2020 17:35:20 -0700 Received: from fmsmsx608.amr.corp.intel.com (10.18.126.88) by FMSMSX106.amr.corp.intel.com (10.18.124.204) with Microsoft SMTP Server (TLS) id 14.3.439.0; Wed, 13 May 2020 17:35:19 -0700 Received: from fmsmsx608.amr.corp.intel.com (10.18.126.88) by fmsmsx608.amr.corp.intel.com (10.18.126.88) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Wed, 13 May 2020 17:35:18 -0700 Received: from FMSEDG001.ED.cps.intel.com (10.1.192.133) by fmsmsx608.amr.corp.intel.com (10.18.126.88) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.1713.5 via Frontend Transport; Wed, 13 May 2020 17:35:18 -0700 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (104.47.57.172) by edgegateway.intel.com (192.55.55.68) with Microsoft SMTP Server (TLS) id 14.3.439.0; Wed, 13 May 2020 17:35:18 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=frR6YdXU7CDfNQpVlWflQbmzVV8qYoC0tuFuVCl5YYCtvpltxekT0L2TrfNFZGiS4lrFbbKpe+7rNsP2CWm4ZZ5d3lMm5HAdXJfMlWnibWn4I+nQndATgSRl7ffR+rZgIyw5gK13M6rVVDIVrVNIA37PI7KHNOP4FSH2YkZ+UvBECuZ4Ok+wOC5wUfpIh8CtmWnPNNQ7Kfl9uehW2vDQ42oRZv5Q5a0MpnArjW/LRT2VyOkVbIEQRnGQQVeyVFROKYZrGGedPedK6nfFx82U9wLDmlHkBOBrW7VsSuA4oOoirz+fY7KAROGFElO+RiMuhVNBeXHdvaFDC72qA0iD+Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=L2Ty8fmma009U+nCvB95Tn8MSpvu37pXXaSHTMsjrTw=; b=FQ/KbLmKVs0i522zkEL+qWrhLECOYDNTVUpxWbGOizooRHVu9C+pGyE+Ri+nPx7yFb0WRGrDrJfy4M64s/oBWk/h3GHjz+8jIWwPmSXYwwXJgqX4XHukfeUKQ9A5L96fcCmep9r7s/Q4zOd38E3zczTxAjoFZY/dmv/BVLivvIIAHY8/USzZX6utsECE/mdL9o89V+gTbaWwSdMaDC1f1WFFWI7HrI5bsFYkKnEysbNQ58ywBlmOpttGigJ8DtKK3EjK0HS6NavjOscKr0ZSZqWTlk6Sv6GkFFO/lih5dafw7fPCSqDHygrlvBONYQoHRuu4eI23KtjYD4RHKMVFzg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=L2Ty8fmma009U+nCvB95Tn8MSpvu37pXXaSHTMsjrTw=; b=ROO4Qq1cc2HP1/2NqG9BE7xIEFgzqJNLd3UFFFv1b8TPzXYrk6Sw4c8AxRutVbyHcuJtl1oKWvhF9yVqaJAR7CTrgYn/w0xv+FkefJQqtRkQ3QsQsIdw3KGFzyiu4L3e09/hfJp0ZxnOjWpx4y6WB7GjXbO5VqFx26r2iq7E6NM= Received: from SN6PR11MB2814.namprd11.prod.outlook.com (2603:10b6:805:55::15) by SN6PR11MB3184.namprd11.prod.outlook.com (2603:10b6:805:bd::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3000.20; Thu, 14 May 2020 00:35:16 +0000 Received: from SN6PR11MB2814.namprd11.prod.outlook.com ([fe80::152f:df2:6370:1584]) by SN6PR11MB2814.namprd11.prod.outlook.com ([fe80::152f:df2:6370:1584%4]) with mapi id 15.20.3000.016; Thu, 14 May 2020 00:35:16 +0000 From: "Chiu, Chasel" To: "devel@edk2.groups.io" , "Chiu, Chasel" CC: "Ma, Maurice" , "Desimone, Nathaniel L" , "Zeng, Star" Subject: Re: [edk2-devel] [PATCH v8] IntelFsp2Pkg: Support Multi-Phase SiInit and debug handlers. Thread-Topic: [edk2-devel] [PATCH v8] IntelFsp2Pkg: Support Multi-Phase SiInit and debug handlers. Thread-Index: AQHWKTXxXwHcByqTPEamRjT2xltP5KimvAgg Date: Thu, 14 May 2020 00:35:16 +0000 Message-ID: References: <160E9DFD1594EC48.15934@groups.io> In-Reply-To: <160E9DFD1594EC48.15934@groups.io> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.2.0.6 authentication-results: edk2.groups.io; dkim=none (message not signed) header.d=none;edk2.groups.io; dmarc=none action=none header.from=intel.com; x-originating-ip: [134.134.136.215] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 54ca870a-f18f-4bd6-c4bd-08d7f79eac65 x-ms-traffictypediagnostic: SN6PR11MB3184: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:10000; x-forefront-prvs: 040359335D x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: FNuOxt05PHRk7DhJJj3NjJRWs7pF7n6PYvGWTyYDrt/rKWdvKIBrK0TWB6zjgsmGQjPUuwrBcBHaPniXn1jSiSb60xFd/THxhL7Qf7crjhmktaJF5v57Fd3vfVXklMlujTRCOUJURA7C23rgFAduO1oC6C/XD63LRvrhkMWaZcY0yNb59kn1y0Ey2vMNjYcj1MrQwgEfwF+Q15MmTbgJRRsW3j4VReNDrjMIuxgcIk7ZLDSBtgXnTLc8dsOyc4e1VGWKUAih7HKN35SFje9Qb5hnEO7f3XRQuc8v4GNEPU8wz8VvHLT6jmYw1ECqdpt1vkWTI+eW8xdLKJ9ew8vAkFW1VW21Y3JFAs62fCGsV0YTbnRrGB/BRW40418m/UyrTGQIna2XSKKgEubcNQJ68z6A0OoTAIo/YTlMUL7Qv4RR7PrZceC2oukCrL7+RC+cRET5IWG5v4MWmpWBs53ssVp38Ga1VZ/pKzlwyOxKlRdMC7Df8Y5EA6U1kW6ydbYOcs9+nUpTIRKuhrdoh7W5PA== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SN6PR11MB2814.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFTY:;SFS:(6029001)(396003)(346002)(39860400002)(136003)(366004)(376002)(66446008)(4326008)(86362001)(9686003)(66556008)(66946007)(8676002)(66476007)(478600001)(966005)(8936002)(2906002)(30864003)(76116006)(6506007)(110136005)(64756008)(33656002)(55016002)(107886003)(53546011)(186003)(54906003)(7696005)(52536014)(316002)(5660300002)(19627235002)(71200400001)(26005)(579004)(559001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata: BWvsw1e4Xq4Wq1dRwdgpQSAtGlbrQUCwnarFxtlI+dISjUsVTqGo7XnZoF/08CGE/CcVVrlfxr4aEZcdM95XuPyVVzpQPJd36QR+AB7+nYfnwUwdYiSJYrDLj5QZvydBj0gsggIPm5Pe8XilhkpXK1eTN95R2qS+kwOv+rJbpU5gBkKaO5tZCFV+yRAI0PD3Kbpz6OiAf0S/45ebZ+vJSdyae1o8vVoXy3W5IWsmqMHhEQArOOoDOJdOAq/5TmJ0lZu3AVufAlOI4y+fJhNyj76CDIwONaD9U74mR02lo8c+8YvUp8J2JR460bcpnEUF+Mq1VriL+f1u9p3+IBWHnBTE2q9qY+KKYmM/wVPGkeZN78aTTEj0klTvYoRn8Uny/PDX8YSbY+sAsLQ/OahwmBJ9f/WxtbE4wbxTXT7CfIpqE0+EbC+OFS1H2IGa4P8g3Intzpos29HUkhD3Qzhlsv49VRruJOw+2r4gRWbWXfTwsRrGkPEkctCDcPhkl+wG MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: 54ca870a-f18f-4bd6-c4bd-08d7f79eac65 X-MS-Exchange-CrossTenant-originalarrivaltime: 14 May 2020 00:35:16.3219 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: gzOpEQGQb3BXT6TOxt732D2Zud9JLBqId0KCT9GuexeThZ8oqw6oPL/2hsptCRQ3EVZAT+9QIHo8IKnp98HV5A== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN6PR11MB3184 Return-Path: chasel.chiu@intel.com X-OriginatorOrg: intel.com Content-Language: en-US Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Hi, I will correct Reserved4 array size issue in FSP_GLOBAL_DATA structure whe= n submitting if no other comments. UINT8 Reserved4[26]; -> UINT8 Reserved4[2= 0]; Thanks, Chasel > -----Original Message----- > From: devel@edk2.groups.io On Behalf Of Chiu, > Chasel > Sent: Wednesday, May 13, 2020 10:50 PM > To: devel@edk2.groups.io > Cc: Ma, Maurice ; Desimone, Nathaniel L > ; Zeng, Star > Subject: [edk2-devel] [PATCH v8] IntelFsp2Pkg: Support Multi-Phase SiIni= t and > debug handlers. >=20 > REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D2698 >=20 > To enhance FSP silicon initialization flexibility an optional Multi-Phas= e API is > introduced and FSP header needs update for new API offset. Also new > SecCore module created for FspMultiPhaseSiInit API >=20 > New ARCH_UPD introduced for enhancing FSP debug message flexibility now > bootloader can pass its own debug handler function pointer and FSP will = call > the function to handle debug message. > To support calling bootloader functions, a FspGlobalData field added to > indicate if FSP needs to switch stack when FSP running on separate stack > from bootloader. >=20 > Cc: Maurice Ma > Cc: Nate DeSimone > Cc: Star Zeng > Signed-off-by: Chasel Chiu > --- >=20 > V8: > Add OnSeparateStack FspGlobalData field to indicate if FSP running on > bootloader stack or not. When FSP calling bootloader functions switching > stack is necessary when FSP running on separate stack. >=20 > IntelFsp2Pkg/FspSecCore/SecFsp.c > | 12 +++++++++++- > IntelFsp2Pkg/FspSecCore/SecFspApiChk.c > | 6 +++--- > IntelFsp2Pkg/FspSecCore/SecMain.c > | 10 +++++++++- > IntelFsp2Pkg/Library/SecFspSecPlatformLibNull/PlatformSecLibNull.c | 1= 9 > ++++++++++++++++++- > IntelFsp2Pkg/FspSecCore/Fsp22SecCoreS.inf | > 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++ > IntelFsp2Pkg/FspSecCore/Ia32/Fsp22ApiEntryS.nasm > | 99 > ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ > +++++++++++++++++++++++++++++++++++ > IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryCommon.nasm > | 5 ++++- > IntelFsp2Pkg/Include/FspEas/FspApi.h > | 130 > ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ > +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++- > -- > IntelFsp2Pkg/Include/FspGlobalData.h > | 11 ++++++++--- > IntelFsp2Pkg/Include/Guid/FspHeaderFile.h | > 10 ++++++++-- > IntelFsp2Pkg/Include/Library/FspSecPlatformLib.h | > 16 +++++++++++++++- > 11 files changed, 354 insertions(+), 16 deletions(-) >=20 > diff --git a/IntelFsp2Pkg/FspSecCore/SecFsp.c > b/IntelFsp2Pkg/FspSecCore/SecFsp.c > index 446d1730e9..216f7bb6c5 100644 > --- a/IntelFsp2Pkg/FspSecCore/SecFsp.c > +++ b/IntelFsp2Pkg/FspSecCore/SecFsp.c > @@ -1,6 +1,6 @@ > /** @file >=20 > - Copyright (c) 2014 - 2019, Intel Corporation. All rights reserved. > + Copyright (c) 2014 - 2020, Intel Corporation. All rights > + reserved.
> SPDX-License-Identifier: BSD-2-Clause-Patent >=20 > **/ > @@ -161,6 +161,16 @@ FspGlobalDataInit ( > SetFspSiliconInitUpdDataPointer (NULL); >=20 > // > + // Initialize OnSeparateStack value. > + // > + if (PcdGet8 (PcdFspHeapSizePercentage) !=3D 0) { > + // > + // FSP is running on its own stack and may need switching stack whe= n > calling bootloader functions. > + // > + GetFspGlobalDataPointer ()->OnSeparateStack =3D 1; } > + > + // > // Initialize serial port > // It might have been done in ProcessLibraryConstructorList(), howeve= r, > // the FSP global data is not initialized at that time. So do it agai= n diff > --git a/IntelFsp2Pkg/FspSecCore/SecFspApiChk.c > b/IntelFsp2Pkg/FspSecCore/SecFspApiChk.c > index 8e0595fe9a..1334959005 100644 > --- a/IntelFsp2Pkg/FspSecCore/SecFspApiChk.c > +++ b/IntelFsp2Pkg/FspSecCore/SecFspApiChk.c > @@ -1,6 +1,6 @@ > /** @file >=20 > - Copyright (c) 2016 - 2018, Intel Corporation. All rights reserved. > + Copyright (c) 2016 - 2020, Intel Corporation. All rights > + reserved.
> SPDX-License-Identifier: BSD-2-Clause-Patent >=20 > **/ > @@ -59,7 +59,7 @@ FspApiCallingCheck ( > Status =3D EFI_UNSUPPORTED; > } > } > - } else if (ApiIdx =3D=3D FspSiliconInitApiIndex) { > + } else if ((ApiIdx =3D=3D FspSiliconInitApiIndex) || (ApiIdx =3D=3D > + FspMultiPhaseSiInitApiIndex)) { > // > // FspSiliconInit check > // > @@ -68,7 +68,7 @@ FspApiCallingCheck ( > } else { > if (FspData->Signature !=3D FSP_GLOBAL_DATA_SIGNATURE) { > Status =3D EFI_UNSUPPORTED; > - } else if (EFI_ERROR (FspUpdSignatureCheck (ApiIdx, ApiParam))) { > + } else if (EFI_ERROR (FspUpdSignatureCheck > + (FspSiliconInitApiIndex, ApiParam))) { > Status =3D EFI_INVALID_PARAMETER; > } > } > diff --git a/IntelFsp2Pkg/FspSecCore/SecMain.c > b/IntelFsp2Pkg/FspSecCore/SecMain.c > index 7169afc6c7..300f93ebab 100644 > --- a/IntelFsp2Pkg/FspSecCore/SecMain.c > +++ b/IntelFsp2Pkg/FspSecCore/SecMain.c > @@ -1,6 +1,6 @@ > /** @file >=20 > - Copyright (c) 2014 - 2019, Intel Corporation. All rights reserved. > + Copyright (c) 2014 - 2020, Intel Corporation. All rights > + reserved.
> SPDX-License-Identifier: BSD-2-Clause-Patent >=20 > **/ > @@ -221,6 +221,14 @@ SecTemporaryRamSupport ( > UINTN CurrentStack; > UINTN FspStackBase; >=20 > + // > + // Override OnSeparateStack to 1 because this function will switch > + stack to permanent memory which // makes FSP running on different > stack from bootloader temp ram stack. > + // Usually OnSeparateStack can be reset when FSP-M returning control > + back to bootloader and after // that FSP again has a chance to run on > the same bootloader stack. > + // > + GetFspGlobalDataPointer ()->OnSeparateStack =3D 1; > + > if (PcdGet8 (PcdFspHeapSizePercentage) =3D=3D 0) { >=20 > CurrentStack =3D AsmReadEsp(); > diff --git > a/IntelFsp2Pkg/Library/SecFspSecPlatformLibNull/PlatformSecLibNull.c > b/IntelFsp2Pkg/Library/SecFspSecPlatformLibNull/PlatformSecLibNull.c > index f7945b5240..df8c5d121f 100644 > --- a/IntelFsp2Pkg/Library/SecFspSecPlatformLibNull/PlatformSecLibNull.c > +++ b/IntelFsp2Pkg/Library/SecFspSecPlatformLibNull/PlatformSecLibNull.c > @@ -1,7 +1,7 @@ > /** @file > Null instance of Platform Sec Lib. >=20 > - Copyright (c) 2014 - 2019, Intel Corporation. All rights reserved. > + Copyright (c) 2014 - 2020, Intel Corporation. All rights > + reserved.
> SPDX-License-Identifier: BSD-2-Clause-Patent >=20 > **/ > @@ -25,3 +25,20 @@ FspUpdSignatureCheck ( { > return EFI_SUCCESS; > } > + > +/** > + This function handles FspMultiPhaseSiInitApi. > + > + @param[in] ApiIdx Internal index of the FSP API. > + @param[in] ApiParam Parameter of the FSP API. > + > +**/ > +EFI_STATUS > +EFIAPI > +FspMultiPhaseSiInitApiHandler ( > + IN UINT32 ApiIdx, > + IN VOID *ApiParam > + ) > +{ > + return EFI_SUCCESS; > +} > diff --git a/IntelFsp2Pkg/FspSecCore/Fsp22SecCoreS.inf > b/IntelFsp2Pkg/FspSecCore/Fsp22SecCoreS.inf > new file mode 100644 > index 0000000000..0a24eb2a8b > --- /dev/null > +++ b/IntelFsp2Pkg/FspSecCore/Fsp22SecCoreS.inf > @@ -0,0 +1,52 @@ > +## @file > +# Sec Core for FSP to support MultiPhase (SeparatePhase) SiInitializat= ion. > +# > +# Copyright (c) 2020, Intel Corporation. All rights reserved.
# # > +SPDX-License-Identifier: BSD-2-Clause-Patent # ## > + > +[Defines] > + INF_VERSION =3D 0x00010005 > + BASE_NAME =3D Fsp22SecCoreS > + FILE_GUID =3D > DF0FCD70-264A-40BF-BBD4-06C76DB19CB1 > + MODULE_TYPE =3D SEC > + VERSION_STRING =3D 1.0 > + > +# > +# The following information is for reference only and not required by t= he > build tools. > +# > +# VALID_ARCHITECTURES =3D IA32 > +# > + > +[Sources] > + SecFspApiChk.c > + SecFsp.h > + > +[Sources.IA32] > + Ia32/Stack.nasm > + Ia32/Fsp22ApiEntryS.nasm > + Ia32/FspApiEntryCommon.nasm > + Ia32/FspHelper.nasm > + > +[Binaries.Ia32] > + RAW|Vtf0/Bin/ResetVec.ia32.raw |GCC > + > +[Packages] > + MdePkg/MdePkg.dec > + IntelFsp2Pkg/IntelFsp2Pkg.dec > + > +[LibraryClasses] > + BaseMemoryLib > + DebugLib > + BaseLib > + PciCf8Lib > + SerialPortLib > + FspSwitchStackLib > + FspCommonLib > + FspSecPlatformLib > + > +[Ppis] > + gEfiTemporaryRamSupportPpiGuid ## > PRODUCES > + > diff --git a/IntelFsp2Pkg/FspSecCore/Ia32/Fsp22ApiEntryS.nasm > b/IntelFsp2Pkg/FspSecCore/Ia32/Fsp22ApiEntryS.nasm > new file mode 100644 > index 0000000000..c5e73a635b > --- /dev/null > +++ b/IntelFsp2Pkg/FspSecCore/Ia32/Fsp22ApiEntryS.nasm > @@ -0,0 +1,99 @@ > +;; @file > +; Provide FSP API entry points. > +; > +; Copyright (c) 2020, Intel Corporation. All rights reserved.
; > +SPDX-License-Identifier: BSD-2-Clause-Patent ;; > + > + SECTION .text > + > +; > +; Following functions will be provided in C ; extern > +ASM_PFX(FspApiCommon) extern ASM_PFX(FspMultiPhaseSiInitApiHandler) > + > +;---------------------------------------------------------------------- > +------ > +; NotifyPhase API > +; > +; This FSP API will notify the FSP about the different phases in the > +boot ; process ; > +;---------------------------------------------------------------------- > +------ > +global ASM_PFX(NotifyPhaseApi) > +ASM_PFX(NotifyPhaseApi): > + mov eax, 2 ; FSP_API_INDEX.NotifyPhaseApiIndex > + jmp ASM_PFX(FspApiCommon) > + > +;---------------------------------------------------------------------- > +------ > +; FspSiliconInit API > +; > +; This FSP API initializes the CPU and the chipset including the IO ; > +controllers in the chipset to enable normal operation of these devices. > +; > +;---------------------------------------------------------------------- > +------ > +global ASM_PFX(FspSiliconInitApi) > +ASM_PFX(FspSiliconInitApi): > + mov eax, 5 ; FSP_API_INDEX.FspSiliconInitApiIndex > + jmp ASM_PFX(FspApiCommon) > + > +;---------------------------------------------------------------------- > +------ > +; FspMultiPhaseSiInitApi API > +; > +; This FSP API provides multi-phase silicon initialization, which > +brings greater ; modularity beyond the existing FspSiliconInit() API. > +; Increased modularity is achieved by adding an extra API to FSP-S. > +; This allows the bootloader to add board specific initialization steps > +throughout ; the SiliconInit flow as needed. > +; > +;---------------------------------------------------------------------- > +------ > +global ASM_PFX(FspMultiPhaseSiInitApi) > +ASM_PFX(FspMultiPhaseSiInitApi): > + mov eax, 6 ; FSP_API_INDEX.FspMultiPhaseSiInitApiIndex > + jmp ASM_PFX(FspApiCommon) > + > +;---------------------------------------------------------------------- > +------ > +; FspApiCommonContinue API > +; > +; This is the FSP API common entry point to resume the FSP execution ; > +;---------------------------------------------------------------------- > +------ > +global ASM_PFX(FspApiCommonContinue) > +ASM_PFX(FspApiCommonContinue): > + ; > + ; Handle FspMultiPhaseSiInitApiIndex API > + ; > + cmp eax, 6 > + jnz NotMultiPhaseSiInitApi > + > + pushad > + push DWORD [esp + (4 * 8 + 4)] ; push ApiParam > + push eax ; push ApiIdx > + call ASM_PFX(FspMultiPhaseSiInitApiHandler) > + add esp, 8 > + mov dword [esp + (4 * 7)], eax > + popad > + ret > + > +NotMultiPhaseSiInitApi: > + jmp $ > + ret > + > +;---------------------------------------------------------------------- > +------ > +; TempRamInit API > +; > +; Empty function for WHOLEARCHIVE build option ; > +;---------------------------------------------------------------------- > +------ > +global ASM_PFX(TempRamInitApi) > +ASM_PFX(TempRamInitApi): > + jmp $ > + ret > + > +;---------------------------------------------------------------------- > +------ > +; Module Entrypoint API > +;---------------------------------------------------------------------- > +------ > +global ASM_PFX(_ModuleEntryPoint) > +ASM_PFX(_ModuleEntryPoint): > + jmp $ > + > diff --git a/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryCommon.nasm > b/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryCommon.nasm > index bb4451b145..26ae7d9fd3 100644 > --- a/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryCommon.nasm > +++ b/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryCommon.nasm > @@ -1,7 +1,7 @@ > ;; @file > ; Provide FSP API entry points. > ; > -; Copyright (c) 2016, Intel Corporation. All rights reserved.
> +; Copyright (c) 2016 - 2020, Intel Corporation. All rights > +reserved.
> ; SPDX-License-Identifier: BSD-2-Clause-Patent ;; >=20 > @@ -62,6 +62,9 @@ FspApiCommon2: > cmp eax, 3 ; FspMemoryInit API > jz FspApiCommon3 >=20 > + cmp eax, 6 ; FspMultiPhaseSiInitApiIndex API > + jz FspApiCommon3 > + > call ASM_PFX(AsmGetFspInfoHeader) > jmp ASM_PFX(Loader2PeiSwitchStack) >=20 > diff --git a/IntelFsp2Pkg/Include/FspEas/FspApi.h > b/IntelFsp2Pkg/Include/FspEas/FspApi.h > index dcf489dbe6..ed40f9538c 100644 > --- a/IntelFsp2Pkg/Include/FspEas/FspApi.h > +++ b/IntelFsp2Pkg/Include/FspEas/FspApi.h > @@ -1,8 +1,8 @@ > /** @file > Intel FSP API definition from Intel Firmware Support Package External > - Architecture Specification v2.0. > + Architecture Specification v2.0 - v2.2 >=20 > - Copyright (c) 2014 - 2019, Intel Corporation. All rights reserved. > + Copyright (c) 2014 - 2020, Intel Corporation. All rights > + reserved.
> SPDX-License-Identifier: BSD-2-Clause-Patent >=20 > **/ > @@ -10,6 +10,8 @@ > #ifndef _FSP_API_H_ > #define _FSP_API_H_ >=20 > +#include > + > /// > /// FSP Reset Status code > /// These are defined in FSP EAS v2.0 section 11.2.2 - OEM Status Code = @@ > -24,6 +26,65 @@ > #define FSP_STATUS_RESET_REQUIRED_8 0x40000008 > /// @} >=20 > +/// > +/// FSP Event related definition. > +/// > +#define FSP_EVENT_CODE 0xF5000000 > +#define FSP_POST_CODE (FSP_EVENT_CODE | 0x00F80000) > + > +/* > + FSP may optionally include the capability of generating events messag= es > to aid in the debugging of firmware issues. > + These events fall under three catagories: Error, Progress, and Debug. > +The event reporting mechanism follows the > + status code services described in section 6 and 7 of the PI Specifica= tion > v1.7 Volume 3. > + > + @param[in] Type Indicates the type of event being > reported. > + See > MdePkg/Include/Pi/PiStatusCode.h for the definition of > EFI_STATUS_CODE_TYPE. > + @param[in] Value Describes the current status of a > hardware or software entity. > + This includes information about > the class and subclass that is used to classify the entity as well as an > operation. > + For progress events, the > operation is the current activity. For error events, it is the exception= . > + For debug events, it is not > defined at this time. > + See > MdePkg/Include/Pi/PiStatusCode.h for the definition of > EFI_STATUS_CODE_VALUE. > + @param[in] Instance The enumeration of a hardware > or software entity within the system. > + A system may contain multiple > entities that match a class/subclass pairing. The instance differentiate= s > between them. > + An instance of 0 indicates that > instance information is unavailable, not meaningful, or not relevant. > + Valid instance numbers start > with 1. > + @param[in] *CallerId This parameter can be used to > identify the sub-module within the FSP generating the event. > + This parameter may be NULL. > + @param[in] *Data This optional parameter may be > used to pass additional data. The contents can have event-specific data. > + For example, the FSP provides a > EFI_STATUS_CODE_STRING_DATA instance to this parameter when sending > debug messages. > + This parameter is NULL when no > additional data is provided. > + > + @retval EFI_SUCCESS The event was handled > successfully. > + @retval EFI_INVALID_PARAMETER Input parameters are invalid. > + @retval EFI_DEVICE_ERROR The event handler failed. > +*/ > +typedef > +EFI_STATUS > +(EFIAPI *FSP_EVENT_HANDLER) ( > + IN EFI_STATUS_CODE_TYPE Type, > + IN EFI_STATUS_CODE_VALUE Value, > + IN UINT32 Instance, > + IN OPTIONAL EFI_GUID *CallerId, > + IN OPTIONAL EFI_STATUS_CODE_DATA *Data > + ); > + > +/* > + Handler for FSP-T debug log messages, provided by the bootloader. > + > + @param[in] DebugMessage A pointer to the debug message > to be written to the log. > + @param[in] MessageLength Number of bytes to written to > the debug log. > + > + @retval UINT32 The return value indicates the > number of bytes actually written to > + the debug log. If the return > value is less than MessageLength, > + an error occurred. > +*/ > +typedef > +UINT32 > +(EFIAPI *FSP_DEBUG_HANDLER) ( > + IN CHAR8* DebugMessage, > + IN UINT32 MessageLength > + ); > + > #pragma pack(1) > /// > /// FSP_UPD_HEADER Configuration. > @@ -77,7 +138,12 @@ typedef struct { > /// Current boot mode. > /// > UINT32 BootMode; > - UINT8 Reserved1[8]; > + /// > + /// Optional event handler for the bootloader to be informed of event= s > occurring during FSP execution. > + /// This value is only valid if Revision is >=3D 2. > + /// > + FSP_EVENT_HANDLER *FspEventHandler; > + UINT8 Reserved1[4]; > } FSPM_ARCH_UPD; >=20 > /// > @@ -147,6 +213,40 @@ typedef struct { > FSP_INIT_PHASE Phase; > } NOTIFY_PHASE_PARAMS; >=20 > +/// > +/// Action definition for FspMultiPhaseSiInit API /// typedef enum { > + EnumMultiPhaseGetNumberOfPhases =3D 0x0, > + EnumMultiPhaseExecutePhase =3D 0x1 > +} FSP_MULTI_PHASE_ACTION; > + > +/// > +/// Data structure returned by FSP when bootloader calling /// > +FspMultiPhaseSiInit API with action 0 > (EnumMultiPhaseGetNumberOfPhases) > +/// typedef struct { > + UINT32 NumberOfPhases; > + UINT32 PhasesExecuted; > +} FSP_MULTI_PHASE_GET_NUMBER_OF_PHASES_PARAMS; > + > +/// > +/// FspMultiPhaseSiInit function parameter. > +/// > +/// For action 0 (EnumMultiPhaseGetNumberOfPhases): > +/// - PhaseIndex must be 0. > +/// - MultiPhaseParamPtr should point to an instance of > FSP_MULTI_PHASE_GET_NUMBER_OF_PHASES_PARAMS. > +/// > +/// For action 1 (EnumMultiPhaseExecutePhase): > +/// - PhaseIndex will be the phase that will be executed by FSP. > +/// - MultiPhaseParamPtr shall be NULL. > +/// > +typedef struct { > + IN FSP_MULTI_PHASE_ACTION MultiPhaseAction; > + IN UINT32 PhaseIndex; > + IN OUT VOID *MultiPhaseParamPtr; > +} FSP_MULTI_PHASE_PARAMS; > + > #pragma pack() >=20 > /** > @@ -279,4 +379,28 @@ EFI_STATUS > IN VOID *FspsUpdDataPtr > ); >=20 > +/** > + This FSP API is expected to be called after FspSiliconInit but before > FspNotifyPhase. > + This FSP API provides multi-phase silicon initialization; which > +brings greater modularity > + beyond the existing FspSiliconInit() API. Increased modularity is > +achieved by adding an > + extra API to FSP-S. This allows the bootloader to add board specific > +initialization steps > + throughout the SiliconInit flow as needed. > + > + @param[in,out] FSP_MULTI_PHASE_PARAMS For action - > EnumMultiPhaseGetNumberOfPhases: > + > FSP_MULTI_PHASE_PARAMS->MultiPhaseParamPtr will contain > + how many phases > supported by FSP. > + For action - > EnumMultiPhaseExecutePhase: > + > FSP_MULTI_PHASE_PARAMS->MultiPhaseParamPtr shall be NULL. > + @retval EFI_SUCCESS FSP execution > environment was initialized successfully. > + @retval EFI_INVALID_PARAMETER Input parameters are > invalid. > + @retval EFI_UNSUPPORTED The FSP calling > conditions were not met. > + @retval EFI_DEVICE_ERROR FSP initialization failed. > + @retval FSP_STATUS_RESET_REQUIREDx A reset is required. These > status codes will not be returned during S3. > +**/ > +typedef > +EFI_STATUS > +(EFIAPI *FSP_MULTI_PHASE_SI_INIT) ( > + IN FSP_MULTI_PHASE_PARAMS *MultiPhaseSiInitParamPtr > +); > + > #endif > diff --git a/IntelFsp2Pkg/Include/FspGlobalData.h > b/IntelFsp2Pkg/Include/FspGlobalData.h > index 1896b0240a..34a3793ace 100644 > --- a/IntelFsp2Pkg/Include/FspGlobalData.h > +++ b/IntelFsp2Pkg/Include/FspGlobalData.h > @@ -1,6 +1,6 @@ > /** @file >=20 > - Copyright (c) 2014 - 2018, Intel Corporation. All rights reserved. > + Copyright (c) 2014 - 2020, Intel Corporation. All rights > + reserved.
> SPDX-License-Identifier: BSD-2-Clause-Patent >=20 > **/ > @@ -22,6 +22,7 @@ typedef enum { > FspMemoryInitApiIndex, > TempRamExitApiIndex, > FspSiliconInitApiIndex, > + FspMultiPhaseSiInitApiIndex, > FspApiIndexMax > } FSP_API_INDEX; >=20 > @@ -52,10 +53,14 @@ typedef struct { > VOID *SiliconInitUpdPtr; > UINT8 ApiIdx; > UINT8 FspMode; // 0: FSP in API mode; 1: FSP in > DISPATCH mode > - UINT8 Reserved3[30]; > + UINT8 OnSeparateStack; > + UINT8 Reserved3; > + UINT32 NumberOfPhases; > + UINT32 PhasesExecuted; > + UINT8 Reserved4[26]; > UINT32 PerfSig; > UINT16 PerfLen; > - UINT16 Reserved4; > + UINT16 Reserved5; > UINT32 PerfIdx; > UINT64 PerfData[32]; > } FSP_GLOBAL_DATA; > diff --git a/IntelFsp2Pkg/Include/Guid/FspHeaderFile.h > b/IntelFsp2Pkg/Include/Guid/FspHeaderFile.h > index 16f43a1273..3474bac1de 100644 > --- a/IntelFsp2Pkg/Include/Guid/FspHeaderFile.h > +++ b/IntelFsp2Pkg/Include/Guid/FspHeaderFile.h > @@ -1,8 +1,8 @@ > /** @file > Intel FSP Header File definition from Intel Firmware Support Package > External > - Architecture Specification v2.0. > + Architecture Specification v2.0 and above. >=20 > - Copyright (c) 2014 - 2018, Intel Corporation. All rights reserved. > + Copyright (c) 2014 - 2020, Intel Corporation. All rights > + reserved.
> SPDX-License-Identifier: BSD-2-Clause-Patent >=20 > **/ > @@ -110,6 +110,12 @@ typedef struct { > /// Byte 0x44: The offset for the API to initialize the CPU and chips= et. > /// > UINT32 FspSiliconInitEntryOffset; > + /// > + /// Byte 0x48: Offset for the API for the optional Multi-Phase proces= sor > and chipset initialization. > + /// This value is only valid if FSP HeaderRevision is >=3D= 5. > + /// If the value is set to 0x00000000, then this API is no= t > available in this component. > + /// > + UINT32 FspMultiPhaseSiInitEntryOffset; > } FSP_INFO_HEADER; >=20 > /// > diff --git a/IntelFsp2Pkg/Include/Library/FspSecPlatformLib.h > b/IntelFsp2Pkg/Include/Library/FspSecPlatformLib.h > index 4d01b5f6d9..51a0309aed 100644 > --- a/IntelFsp2Pkg/Include/Library/FspSecPlatformLib.h > +++ b/IntelFsp2Pkg/Include/Library/FspSecPlatformLib.h > @@ -1,6 +1,6 @@ > /** @file >=20 > - Copyright (c) 2015 - 2019, Intel Corporation. All rights reserved. > + Copyright (c) 2015 - 2020, Intel Corporation. All rights > + reserved.
> SPDX-License-Identifier: BSD-2-Clause-Patent >=20 > **/ > @@ -79,4 +79,18 @@ FspUpdSignatureCheck ( > IN VOID *ApiParam > ); >=20 > +/** > + This function handles FspMultiPhaseSiInitApi. > + > + @param[in] ApiIdx Internal index of the FSP API. > + @param[in] ApiParam Parameter of the FSP API. > + > +**/ > +EFI_STATUS > +EFIAPI > +FspMultiPhaseSiInitApiHandler ( > + IN UINT32 ApiIdx, > + IN VOID *ApiParam > + ); > + > #endif > -- > 2.13.3.windows.1 >=20 >=20 >=20