From: "Sunil V L" <sunilvl@ventanamicro.com>
To: Tuan Phan <tphan@ventanamicro.com>
Cc: devel@edk2.groups.io, eric.dong@intel.com, ray.ni@intel.com,
rahul1.kumar@intel.com, git@danielschaefer.me,
abner.chang@amd.com, kraxel@redhat.com,
andrei.warkentin@intel.com
Subject: Re: [PATCH 2/2] UefiCpuPkg: RISC-V: TimerLib: Fix delay function to use 64-bit
Date: Tue, 6 Jun 2023 15:57:29 +0530 [thread overview]
Message-ID: <ZH8KEbfUTud7Ldru@sunil-laptop> (raw)
In-Reply-To: <20230526232518.7141-2-tphan@ventanamicro.com>
On Fri, May 26, 2023 at 04:25:18PM -0700, Tuan Phan wrote:
> The timer compare register is 64-bit so simplifying the delay
> function.
>
> Signed-off-by: Tuan Phan <tphan@ventanamicro.com>
> ---
> MdePkg/Include/Register/RiscV64/RiscVImpl.h | 1 -
> .../BaseRiscV64CpuTimerLib/CpuTimerLib.c | 62 +++++++++----------
> 2 files changed, 28 insertions(+), 35 deletions(-)
>
> diff --git a/MdePkg/Include/Register/RiscV64/RiscVImpl.h b/MdePkg/Include/Register/RiscV64/RiscVImpl.h
> index ee5c2ba60377..6997de6cc001 100644
> --- a/MdePkg/Include/Register/RiscV64/RiscVImpl.h
> +++ b/MdePkg/Include/Register/RiscV64/RiscVImpl.h
> @@ -20,6 +20,5 @@
> Name:
>
> #define ASM_FUNC(Name) _ASM_FUNC(ASM_PFX(Name), .text. ## Name)
> -#define RISCV_TIMER_COMPARE_BITS 32
>
> #endif
> diff --git a/UefiCpuPkg/Library/BaseRiscV64CpuTimerLib/CpuTimerLib.c b/UefiCpuPkg/Library/BaseRiscV64CpuTimerLib/CpuTimerLib.c
> index 9c8efc0f3530..57800177023c 100644
> --- a/UefiCpuPkg/Library/BaseRiscV64CpuTimerLib/CpuTimerLib.c
> +++ b/UefiCpuPkg/Library/BaseRiscV64CpuTimerLib/CpuTimerLib.c
> @@ -22,26 +22,19 @@
> @param Delay A period of time to delay in ticks.
>
> **/
> +STATIC
> VOID
> InternalRiscVTimerDelay (
> - IN UINT32 Delay
> + IN UINT64 Delay
> )
> {
> - UINT32 Ticks;
> - UINT32 Times;
> -
> - Times = Delay >> (RISCV_TIMER_COMPARE_BITS - 2);
> - Delay &= ((1 << (RISCV_TIMER_COMPARE_BITS - 2)) - 1);
> - do {
> - //
> - // The target timer count is calculated here
> - //
> - Ticks = RiscVReadTimer () + Delay;
> - Delay = 1 << (RISCV_TIMER_COMPARE_BITS - 2);
> - while (((Ticks - RiscVReadTimer ()) & (1 << (RISCV_TIMER_COMPARE_BITS - 1))) == 0) {
> - CpuPause ();
> - }
> - } while (Times-- > 0);
> + UINT64 Ticks;
> +
> + Ticks = RiscVReadTimer () + Delay;
> +
> + while (RiscVReadTimer () <= Ticks) {
> + CpuPause ();
> + }
> }
>
> /**
> @@ -61,14 +54,14 @@ MicroSecondDelay (
> )
> {
> InternalRiscVTimerDelay (
> - (UINT32)DivU64x32 (
> - MultU64x32 (
> - MicroSeconds,
> - PcdGet64 (PcdCpuCoreCrystalClockFrequency)
> - ),
> - 1000000u
> - )
> - );
> + DivU64x32 (
> + MultU64x32 (
> + MicroSeconds,
> + PcdGet64 (PcdCpuCoreCrystalClockFrequency)
> + ),
> + 1000000u
> + )
> + );
> return MicroSeconds;
> }
>
> @@ -89,14 +82,14 @@ NanoSecondDelay (
> )
> {
> InternalRiscVTimerDelay (
> - (UINT32)DivU64x32 (
> - MultU64x32 (
> - NanoSeconds,
> - PcdGet64 (PcdCpuCoreCrystalClockFrequency)
> - ),
> - 1000000000u
> - )
> - );
> + DivU64x32 (
> + MultU64x32 (
> + NanoSeconds,
> + PcdGet64 (PcdCpuCoreCrystalClockFrequency)
> + ),
> + 1000000000u
> + )
> + );
> return NanoSeconds;
> }
>
> @@ -147,8 +140,9 @@ GetPerformanceCounter (
> UINT64
> EFIAPI
> GetPerformanceCounterProperties (
> - OUT UINT64 *StartValue, OPTIONAL
> - OUT UINT64 *EndValue OPTIONAL
> + OUT UINT64 *StartValue,
> + OPTIONAL
> + OUT UINT64 *EndValue OPTIONAL
Hi Tuan,
What is this change? The formatting doesn't look correct. Have you run
CI tests?
Otherwise LGTM. Thanks for the fix!
Reviewed-by: Sunil V L <sunilvl@ventanamicro.com>
next prev parent reply other threads:[~2023-06-06 10:27 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-26 23:25 [PATCH 1/2] UefiCpuPkg: CpuTimerDxeRiscV64: Fix incorrect value sent to SbiSetTimer Tuan Phan
2023-05-26 23:25 ` [PATCH 2/2] UefiCpuPkg: RISC-V: TimerLib: Fix delay function to use 64-bit Tuan Phan
2023-06-06 10:27 ` Sunil V L [this message]
2023-06-06 17:02 ` Tuan Phan
2023-06-06 17:10 ` Sunil V L
2023-06-06 21:47 ` Tuan Phan
2023-06-06 10:25 ` [PATCH 1/2] UefiCpuPkg: CpuTimerDxeRiscV64: Fix incorrect value sent to SbiSetTimer Sunil V L
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZH8KEbfUTud7Ldru@sunil-laptop \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox