public inbox for devel@edk2.groups.io
 help / color / mirror / Atom feed
From: "Sunil V L" <sunilvl@ventanamicro.com>
To: Tuan Phan <tphan@ventanamicro.com>
Cc: devel@edk2.groups.io, michael.d.kinney@intel.com,
	gaoliming@byosoft.com.cn, zhiguang.liu@intel.com,
	git@danielschaefer.me, andrei.warkentin@intel.com,
	ardb+tianocore@kernel.org
Subject: Re: [PATCH v4 0/7] RISC-V: Add MMU support
Date: Sat, 15 Jul 2023 10:51:08 +0530	[thread overview]
Message-ID: <ZLIsxJOGMQro5fJz@sunil-laptop> (raw)
In-Reply-To: <20230623183934.23905-1-tphan@ventanamicro.com>

Reviewed-by: Sunil V L <sunilvl@ventanamicro.com>

On Fri, Jun 23, 2023 at 11:39:27AM -0700, Tuan Phan wrote:
> This series adds MMU support for RISC-V. Only SV39/48/57 modes
> are supported and tested. The MMU is required to support setting
> page attribute which is the first basic step to support security
> booting on RISC-V.
> 
> There are two parts:
> 1. Add MMU base library. MMU will be enabled during
> CpuDxe initialization.
> 2. Fix all resources should be populated in HOB
> or added to GCD by driver before accessing when MMU enabled.
> 
> All changes can be found in the branch tphan/riscv_mmu at:
> https://github.com/pttuan/edk2.git
> 
> Changes in v4:
>   - Rebased master.
>   - Added VirtNorFlashDxe to APRIORI DXE list.
> 
> Changes in v3:
>   - Move MMU library to UefiCpuPkg.
>   - Add Andrei reviewed-by.
> 
> Changes in v2:
>   - Move MMU core to a library.
>   - Setup SATP mode as highest possible that HW supports.
> 
> Tuan Phan (7):
>   MdePkg/BaseLib: RISC-V: Support getting satp register value
>   MdePkg/Register: RISC-V: Add satp mode bits shift definition
>   OvmfPkg/RiscVVirt: VirtNorFlashPlatformLib: Fix wrong flash size
>   OvmfPkg/RiscVVirt: SEC: Add IO memory resource hob for platform
>     devices
>   OvmfPkg/RiscVVirt: Add VirtNorFlashDxe to APRIORI list
>   OvmfPkg: RiscVVirt: Remove satp bare mode setting
>   UefiCpuPkg: RISC-V: Support MMU with SV39/48/57 mode
> 
>  MdePkg/Include/Library/BaseLib.h              |   5 +
>  .../Include/Register/RiscV64/RiscVEncoding.h  |   7 +-
>  MdePkg/Library/BaseLib/RiscV64/RiscVMmu.S     |   8 +
>  .../VirtNorFlashStaticLib.c                   |   3 +-
>  OvmfPkg/RiscVVirt/RiscVVirt.dsc.inc           |   1 +
>  OvmfPkg/RiscVVirt/RiscVVirtQemu.fdf           |  10 +
>  OvmfPkg/RiscVVirt/Sec/Memory.c                |  18 +-
>  OvmfPkg/RiscVVirt/Sec/Platform.c              |  62 ++
>  UefiCpuPkg/CpuDxeRiscV64/CpuDxe.c             |   9 +-
>  UefiCpuPkg/CpuDxeRiscV64/CpuDxe.h             |   2 +
>  UefiCpuPkg/CpuDxeRiscV64/CpuDxeRiscV64.inf    |   2 +
>  UefiCpuPkg/Include/Library/BaseRiscVMmuLib.h  |  39 ++
>  .../Library/BaseRiscVMmuLib/BaseRiscVMmuLib.c | 569 ++++++++++++++++++
>  .../BaseRiscVMmuLib/BaseRiscVMmuLib.inf       |  26 +
>  .../Library/BaseRiscVMmuLib/RiscVMmuCore.S    |  31 +
>  15 files changed, 770 insertions(+), 22 deletions(-)
>  create mode 100644 UefiCpuPkg/Include/Library/BaseRiscVMmuLib.h
>  create mode 100644 UefiCpuPkg/Library/BaseRiscVMmuLib/BaseRiscVMmuLib.c
>  create mode 100644 UefiCpuPkg/Library/BaseRiscVMmuLib/BaseRiscVMmuLib.inf
>  create mode 100644 UefiCpuPkg/Library/BaseRiscVMmuLib/RiscVMmuCore.S
> 
> -- 
> 2.25.1
> 

      parent reply	other threads:[~2023-07-15  5:21 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-06-23 18:39 [PATCH v4 0/7] RISC-V: Add MMU support Tuan Phan
2023-06-23 18:39 ` [PATCH v4 1/7] MdePkg/BaseLib: RISC-V: Support getting satp register value Tuan Phan
2023-06-23 18:39 ` [PATCH v4 2/7] MdePkg/Register: RISC-V: Add satp mode bits shift definition Tuan Phan
2023-06-27 20:10   ` Michael D Kinney
2023-06-23 18:39 ` [PATCH v4 3/7] OvmfPkg/RiscVVirt: VirtNorFlashPlatformLib: Fix wrong flash size Tuan Phan
2023-06-23 18:39 ` [PATCH v4 4/7] OvmfPkg/RiscVVirt: SEC: Add IO memory resource hob for platform devices Tuan Phan
2023-06-23 18:39 ` [PATCH v4 5/7] OvmfPkg/RiscVVirt: Add VirtNorFlashDxe to APRIORI list Tuan Phan
2023-06-28 16:47   ` Sunil V L
2023-06-28 21:27     ` Tuan Phan
2023-07-04  5:07       ` Sunil V L
2023-07-04  6:45         ` Tuan Phan
2023-07-04  7:01           ` Sunil V L
2023-07-13 19:08             ` Tuan Phan
2023-07-14  4:19               ` Sunil V L
2023-06-23 18:39 ` [PATCH v4 6/7] OvmfPkg: RiscVVirt: Remove satp bare mode setting Tuan Phan
2023-06-23 18:39 ` [PATCH v4 7/7] UefiCpuPkg: RISC-V: Support MMU with SV39/48/57 mode Tuan Phan
2023-07-14 10:24   ` Sunil V L
2023-07-14 19:10     ` Tuan Phan
2023-06-25  8:45 ` [edk2-devel] UsbNetworkPkg not find in UDK 202305 stable version Yoshinoya
2023-07-15  5:21 ` Sunil V L [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-list from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ZLIsxJOGMQro5fJz@sunil-laptop \
    --to=devel@edk2.groups.io \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox